Mostrar el registro sencillo del ítem
Capacitor-less dynamic random access memory based on a III–V transistor with a gate length of 14 nm
dc.contributor.author | Navarro Moral, Carlos | |
dc.contributor.author | Karg, Sigfried | |
dc.contributor.author | Márquez González, Carlos | |
dc.contributor.author | Navarro Moral, Santiago | |
dc.contributor.author | Convertino, Clarissa | |
dc.contributor.author | Zota, Cezar | |
dc.contributor.author | Czornomaz, Lukas | |
dc.contributor.author | Gámiz Pérez, Francisco Jesús | |
dc.date.accessioned | 2019-10-21T10:47:36Z | |
dc.date.available | 2019-10-21T10:47:36Z | |
dc.date.issued | 2019-08 | |
dc.identifier.uri | http://hdl.handle.net/10481/57455 | |
dc.description.abstract | Dynamic random access memory (DRAM) cells are commonly used in electronic devices and are formed from a single transistor and capacitor. Alternative approaches, which are based on the floating body effect, have been proposed that could reduce manufacturing complexity and minimize the cell footprint by removing the external capacitor. Such capacitor-less DRAM has been demonstrated in silicon, but the use of other materials, including III–V compound semiconductors, remains relatively unexplored, despite the fact that they could lead to enhanced performance. Here we report capacitor-less one-transistor DRAM cells based on indium gallium arsenide (InGaAs). With our InGaAs on insulator transistors, we demonstrate different current levels for each logic state, and thus successful memory behaviour, down to a gate length of 14 nm. | es_ES |
dc.description.sponsorship | H2020 REMINDER European (grant agreement No 687931) and TEC2014-59730 and P12-TIC-1996 National projects are thanked for financial support | es_ES |
dc.language.iso | eng | es_ES |
dc.relation | Grant agreement No 687931 | es_ES |
dc.rights | Creative Commons Attribution-NonCommercial-NoDerivs 3.0 License | |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/3.0/ | |
dc.subject | 1T-DRAM | es_ES |
dc.subject | III-V | es_ES |
dc.subject | Indium Galium Arsenide | es_ES |
dc.subject | MSDRAM | es_ES |
dc.subject | Capacitorless | es_ES |
dc.subject | Fully depleted (FD) | es_ES |
dc.subject | MSDRAM | es_ES |
dc.title | Capacitor-less dynamic random access memory based on a III–V transistor with a gate length of 14 nm | es_ES |
dc.type | info:eu-repo/semantics/article | es_ES |
dc.rights.accessRights | info:eu-repo/semantics/embargoedAccess | es_ES |
dc.identifier.doi | 10.1038/s41928-019-0282-6 |
Ficheros en el ítem
Este ítem aparece en la(s) siguiente(s) colección(ones)
-
OpenAIRE (Open Access Infrastructure for Research in Europe)
Publicaciones financiadas por Framework Programme 7, Horizonte 2020, Horizonte Europa... del European Research Council de la Unión Europea en el marco del Proyecto OpenAIRE que promueve el acceso abierto a Europa.