• English 
    • español
    • English
    • français
  • FacebookPinterestTwitter
  • español
  • English
  • français
View Item 
  •   DIGIBUG Home
  • 1.-Investigación
  • Trabajos Fin de Máster
  • View Item
  •   DIGIBUG Home
  • 1.-Investigación
  • Trabajos Fin de Máster
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

An analytical model for the inversion charge distribution in square GAA MOSFETs with rounded corners

[PDF] tfm_manuel_perez.pdf (1.189Mb)
Identificadores
URI: http://hdl.handle.net/10481/33513
DOI: 10.30827/Digibug.33513
Exportar
RISRefworksMendeleyBibtex
Estadísticas
View Usage Statistics
Metadata
Show full item record
Author
Pérez Villada, Manuel
Director
Roldán Aranda, Juan Bautista
Departamento
Universidad de Granada. Departamento de Electrónica y Tecnología de Computadores
Materia
Gate all around (GAA)
 
Inversion charge distribution function (ICDF)
 
MOSFET
 
Metal oxide semiconductor field-effect transistors
 
Date
2014-10-31
Sponsorship
Universidad de Granada. Departamento de Electrónica y Tecnología de los Computadores. Máster Métodos y Técnicas Avanzadas en Física (MTAF),
Abstract
In this work we introduce an analytical model for square Gate All Around (GAA) MOSFETs with rounded corners including quantum effects. With the model developed it is possible to provide an analytical description of the 2D inversion charge distribution function (ICDF) in devices of different sizes and for all the op erational regimes. The accuracy of the model is verified by comparing with data obtai ned by means of a 2D numerical simulator that self-consistently solves the Poi sson and Schr ̈odinger equations. The expressions presented here are useful to achieve a good d escription of the physics of these transistors; in particular, of the quantization effect s on the inversion charge. The analytical ICDF obtained is used to calculate important par ameters from the device compact modeling viewpoint, such as the inversion charge ce ntroid and the gate-to- channel capacitance, which are modeled for different device g eometries and biases.
Collections
  • DETC - Proyectos Fin de Máster
  • Trabajos Fin de Máster

My Account

LoginRegister

Browse

All of DIGIBUGCommunities and CollectionsBy Issue DateAuthorsTitlesSubjectFinanciaciónAuthor profilesThis CollectionBy Issue DateAuthorsTitlesSubjectFinanciación

Statistics

View Usage Statistics

Servicios

Pasos para autoarchivoAyudaLicencias Creative CommonsSHERPA/RoMEODulcinea Biblioteca UniversitariaNos puedes encontrar a través deCondiciones legales

Contact Us | Send Feedback