# Nanoscale Advances

# PAPER

Check for updates

Cite this: Nanoscale Adv., 2021, 3, 2377

Received 13th November 2020 Accepted 10th March 2021

DOI: 10.1039/d0na00953a

rsc.li/nanoscale-advances

# 1 Introduction

The emergence of two-dimensional (2D) crystals has raised the expectations for radio-frequency (RF) electronics to move into the THz range. This territory is especially suitable for graphene thanks to its high mobility and saturation velocity which provide an excellent basis for RF operation. In fact, graphene field-effect transistors (GFETs) with several hundreds of GHz cut-off frequencies ( $f_{\rm T}$ ) have already been demonstrated.<sup>1,2</sup> Their maximum-oscillation frequency ( $f_{\rm max}$ ), however, is still low,  $\leq 200 \text{ GHz}$ ,<sup>3–5</sup> due to the high output conductance produced by the absence of a bandgap.<sup>6</sup> Other 2D materials (2DMs) are postulated as candidates to overcome this problem, being MoS<sub>2</sub>, with a bandgap sizable with the number of stacked layers, one of the most appealing and studied alternatives.<sup>7–13</sup>

The possibility to transfer 2DMs in almost any substrate expands the range of applications with respect to conventional RF technologies. Indeed, measurements of MoS<sub>2</sub> devices fabricated on flexible

# Multi-scale analysis of radio-frequency performance of 2D-material based field-effect transistors†

A. Toral-Lopez, ()\*\*\* F. Pasadas, ()\*\* E. G. Marin, A. Medina-Rull, ()\*\*\* J. M. Gonzalez-Medina, F. G. Ruiz, \*\* D. Jiménez<sup>b</sup> and A. Godoy ()\*\*\*\*

Two-dimensional materials (2DMs) are a promising alternative to complement and upgrade high-frequency electronics. However, in order to boost their adoption, the availability of numerical tools and physicallybased models able to support the experimental activities and to provide them with useful guidelines becomes essential. In this context, we propose a theoretical approach that combines numerical simulations and small-signal modeling to analyze 2DM-based FETs for radio-frequency applications. This multi-scale scheme takes into account non-idealities, such as interface traps, carrier velocity saturation, or short channel effects, by means of self-consistent physics-based numerical calculations that later feed the circuit level via a small-signal model based on the dynamic intrinsic capacitances of the device. At the circuit stage, the possibilities range from the evaluation of the performance of a single device to the design of complex circuits combining multiple transistors. In this work, we validate our scheme against experimental results and exemplify its use and capability assessing the impact of the channel scaling on the performance of MoS<sub>2</sub>-based FETs targeting RF applications.

> substrates show values of  $f_{\rm T} = 13.5$  GHz and  $f_{\rm max} = 10.5$  GHz,<sup>12</sup> not that far from RF performances achieved with the same material on rigid oxides,  $f_{\rm T} = 42$  GHz and  $f_{\rm max} = 50$  GHz.<sup>12</sup> Better RF performance would be achievable as further improvements come in MoS<sub>2</sub> and other promising 2DMs such as PdSe<sub>2</sub>.<sup>14</sup> or PtSe<sub>2</sub>.<sup>15</sup> In this regard, while 2D semiconductors are constrained by a lower  $f_{\rm T}$  than graphene (due to the superior carrier mobility and saturation velocity of the latter), they are not limited by the gapless bandstructure that impacts the current saturation in GFETs leading to a reduced voltage and power gain.<sup>6</sup> Indeed, GFETs have behaved rather poor in terms of  $f_{\rm max}$ .<sup>6</sup> limiting the highest operating frequency of power amplifiers. It is in this field where more research is required to shed light on the potential of MoS<sub>2</sub> and other TMDs to develop improved RF applications.<sup>16</sup>

> In this arena, with the 2D RF technology readiness in its early infancy, the computational tools able to support and rationalize the experimental activities are more essential than ever so as to: (i) interpret the experimental measurements; (ii) gain understanding to improve the capabilities of the devices; (iii) assess their performance and benchmark them against conventional technologies; (iv) explore new device designs; and (v) foresee the RF limits of novel technologies.

> In this context, this work presents a multi-scale scheme<sup>17</sup> that combines numerical simulations with a small-signal model to analyze the RF performance of 2DM-based FETs. The fully detailed behavior of the device in the static operation regime obtained from the numerical simulator is combined with a small-signal model specifically developed for 2DM-based FETs.<sup>18</sup> Thus, we are able to

View Article Online

View Journal | View Issue

<sup>&</sup>lt;sup>a</sup>Departamento de Electrónica, Facultad de Ciencias, Universidad de Granada, 18071, Granada, Spain

<sup>&</sup>lt;sup>b</sup>Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, 08193, Bellaterra, Spain

<sup>&</sup>lt;sup>c</sup>Global TCAD Solutions GmbH., Bösendorferstraße 1/12, 1010, Vienna, Austria

<sup>†</sup> Electronic supplementary information (ESI) available. See DOI: 10.1039/d0na00953a

<sup>‡</sup> Pervasive Electronics Advanced Research Laboratory, CITIC, Universidad de Granada, 18071, Granada, Spain.


#### Nanoscale Advances

extend the analysis from a device to a circuit level. To this purpose, we first introduce the theoretical basis of the calculations. Then, the multi-scale method is validated against the dc and high-frequency measurements of  $MoS_2$  transistors reported in (ref. 7). Finally,  $f_T$  and  $f_{max}$  are evaluated for different gate lengths to analyze the RF potential performance of  $MoS_2$  transistors, and then the main conclusions of the work are outlined.

# 2 Methods

The multi-scale approach proposed in this work combines (i) the numerical self-consistent solution of the coupled Poisson and continuity equations, including interface traps, carrier velocity saturation and short-channel effects; and (ii) the small-signal compact model that allows for the analysis of multiple interconnected devices in arbitrary designs, and their linear response to complex dynamical inputs.

With the purpose of tightening the approach to the state-ofthe-art, and make realistic prospects for that technology, the studied architecture can be taken from an experimental setup of a particular 2DM-based device. Then, a self-consistent numerical simulation in the static regime is carried out, providing detailed information of the main electrostatic and transport physical magnitudes governing the transistor response, including the intrinsic device and the parasitic elements involved to contact it. Next, the intrinsic magnitudes can be extracted and fed into the small-signal model, so to have a distilled description of the device physics. The extrinsic and parasitic elements are thus isolated, and can be later reintroduced in the small-signal model, becoming external, technology-dependent parameters to the core model. That approach enables to project the RF performance of the devices and materials regardless the current technology constraints and provides a flexible and at the same time robust description. The overall picture of the proposed procedure is shown in Fig. 1. The stages are described in more detail hereunder.



**Fig. 1** The multi-scale approach consists on combining a small-signal equivalent circuit and a numerical simulator to describe the behavior of a 2DM-based FETs. The small-signal elements are extracted from the numerical solver and fed into the small-signal equivalent circuit. Importantly, the metal-2DM contact resistances as well as the gate resistance are also included.


#### 2.1 Self-consistent numerical simulator (device level)

**2.1.1 Static operation: electrostatics and carrier transport.** First, the self-consistent solution of the Poisson and continuity equations is obtained for a given material and device architecture, assuming a drift-diffusion transport regime, which constitutes an accurate description for the state-of-the-art device dimensions. The electrostatic potential, the carrier density profiles, the quasi-Fermi levels for electron and holes, mapped as a function of the spatial position, and the drain-to-source current ( $I_{\rm DS}$ ) are obtained, for every combination of terminal biases.

The impact of non-idealities is also included in the simulations. In particular, three remarkable effects are considered: interface traps, electric field dependent mobility and access and contact resistances. The impact of the gate electric field on the mobility might be also of relevance as it has been studied in (ref. 19 and 20) but requires a detailed analysis of the scattering processes in MoS<sub>2</sub>. For the former, an arbitrary energetic profile for either donors or acceptors traps can be defined to evaluate the surface charge density associated with a certain interface as a function of the electrostatic potential and Fermi level (see S4 at ESI<sup>†</sup>). As for the mobility, we consider the electric field induced degradation (see S5 at ESI<sup>†</sup>), following the expression proposed in (ref. 21).

When analyzing a device, the numerical modeling described above is applied to the complete structure, as depicted in Fig. 1, which comprises channel plus access regions and contact resistances. This enables a full self-consistent solution of the electrostatic and transport dependencies in the device. Then, the contact resistances, that are bias independent, are removed with the aim of simulating the intrinsic device and extract its small-signal parameters as explained in the following.

**2.1.2** Dynamic operation: terminal charges and intrinsic capacitance scheme. To compute the dynamic operation of the device, the charge associated with each terminal is evaluated as a function of the different biases in order to subsequently determine their intrinsic capacitances.<sup>22</sup> In particular, the charges associated with the gate, drain and source terminals are calculated following the Ward–Dutton charge partition scheme, which ensures the charge conservation<sup>23</sup> (see S7–S9 at ESI<sup>†</sup>).



**Fig. 2** Small-signal equivalent circuit suited to 2DM-based FETs.<sup>24</sup> The equivalent circuit of the intrinsic device is framed in blue. The small-signal elements are:  $g_m = \partial I_{DS}/\partial V_{gs}$  transconductance;  $g_{DS} = \partial I_{DS}/\partial V_{DS}$  output conductance; and  $C_{gs}$ ,  $C_{gd}$ ,  $C_{sd}$ , and  $C_{dg}$  intrinsic capacitances.  $R_g$  is the gate resistance and  $R_d$  and  $R_s$  account for the contact resistances of the drain and source, respectively. They connect the intrinsic (noted G, D and S) and extrinsic (G,e, D,e and S,e) gate, drain and source terminals.

Then, we compute the reference-independent dynamic description of a three-terminal device by calculating the intrinsic capacitances,  $C_{ij}$ , as the charge derivative at terminal *i* with respect to a varying voltage applied to terminal *j*, assuming that the bias at any other terminal remains constant:

$$C_{ij} = \begin{cases} \frac{\partial Q_i}{\partial V_j} & i = j \\ & , & i, j = g, d, s \\ -\frac{\partial Q_i}{\partial V_j} & i \neq j \end{cases}$$
(1)

where the subscripts g, d and s stand for gate, drain and source, respectively.<sup>18</sup>

#### 2.2 Small-signal model (circuit level)

The small-signal equivalent circuit of a 2DM-based FET is shown in Fig. 2.24 It allows to treat the current and charge variations due to a time-varying input signal in terms of linear circuit elements, i.e. conductance, and capacitance elements (see ESI<sup>†</sup>). Two main features must be highlighted: (i) the metal contact resistances are included, an aspect of utmost importance when dealing with low dimensional FETs<sup>25</sup> and (ii) the small-signal model guarantees charge conservation and takes into account non-reciprocal capacitances. The latter is not considered in Meyer<sup>26</sup> and Meyer-like capacitance models making them inaccurate when trying to predict the RF performance of GFETs, where the impact of transcapacitances is critical. Indeed, the analysis of the intrinsic capacitances of a MoS<sub>2</sub> FET addressed in (ref. 18) shows that reciprocity between  $C_{\mathrm{gd}}$  and  $C_{\mathrm{dg}}$  cannot be assumed for all transistor operation regions. Such an equivalent circuit combined with our detailed self-consistent physics-based simulator allows the accurate electrical simulation of 2DM-based FETs for linear RF applications.27

Considering the equivalent circuit shown in Fig. 2 as a twoport network connected in a common-source configuration allows the assessment of two main figures of merit for RF devices: the cut-off frequency,  $f_{\rm T}$ , and the maximum oscillation frequency,  $f_{\rm max}$ , evaluated from the current and power gain, respectively.

### 3 Results and discussion

Before projecting the potential performance of MoS<sub>2</sub> FETs for RF applications, the multi-scale scheme is validated against the experimental data reported in (ref. 7). The device is a monolayer MoS<sub>2</sub> FET with 30 nm-thick top gate oxide (HfO<sub>2</sub>) and a 270 nm-thick substrate (SiO<sub>2</sub>). The total length of the device is  $L_{\rm ch}$  = 340 nm, with a 240 nm-long channel plus two access regions 50 nm-long each. The measured contact resistance and electron mobility are 2 k $\Omega$  µm and 85 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, respectively.

With the intention of emulating the effect of the contact resistances ( $R_{\rm C}$ ) in the numerical simulations, two doped regions are added at both edges of the semiconductor layer and its doping is modified to adjust  $R_{\rm C} = R_{\rm s} = R_{\rm d}$  to the reported experimental value (2 k $\Omega$  µm). Interface traps are a relevant magnitude in MoS<sub>2</sub> devices, as it is discussed in (ref. 28 and 29),




Fig. 3 Experimental data of a MoS<sub>2</sub> FET reported in (ref. 7) (symbols) and results from the numerical solver (line). The operating point for RF experimental measurements is indicated by a square.

although more effort is still required to achieve a deeper and more comprehensive understanding. However, as the detailed distribution of interface traps is not the main goal of this work, we have considered a constant energetic profile in both interfaces of the channel that provides the best agreement with the experimental data.<sup>30</sup> In particular, we set two energetic profiles: (i) at the top gate insulator interface, a constant energetic profile of donors traps with  $D_{it} = 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  is considered from mid-gap up to 0.57 eV towards the conduction band edge; and (ii) at the substrate interface, a constant energetic profile also of donor traps from midgap to the conduction band edge (*i.e.* 




Fig. 4 (a) Current gain  $h_{21}$  and (b) Mason's unilateral gain U calculated using the multi-scale (MS) approach (blue lines) and compared against the experimental values extracted from (ref. 7) (red lines with symbols). The arrows indicate the values of  $f_T$  and  $f_{max}$ .

Paper


 Table 1
 Small-signal parameters extracted from the self-consistent numerical simulator

Parameter	Value	Parameter	Value
$egin{array}{l} g_{ m m} \ C_{ m gd} \ C_{ m sd} \end{array}$	0.0828 mS $\mu m^{-1}$ 0.280 fF $\mu m^{-1}$ -0.071 fF $\mu m^{-1}$	$g_{ m DS} \ C_{ m dg} \ C_{ m gs}$	$\begin{array}{l} 0.5047 \text{ mS } \mu \text{m}^{-1} \\ 0.442 \text{ fF } \mu \text{m}^{-1} \\ 0.604 \text{ fF } \mu \text{m}^{-1} \end{array}$

0.9 eV above midgap) is considered with  $D_{\rm it} = 2.5 \times 10^{11} {\rm cm}^{-2} {\rm eV}^{-1}$ . The channel is undoped with electron mobility  $\mu = 85 {\rm cm}^2 {\rm V}^{-1} {\rm s}^{-1}$ , saturation velocity  $v_{\rm sat} = 2.8 \times 10^6 {\rm cm} {\rm s}^{-1}$ , electron effective mass  $m^* = 0.61 {\rm m}_0$  and bandgap width  $E_{\rm g} = 1.8 {\rm eV}$ . The experimental data and the simulation results are depicted in Fig. 3, showing a very good agreement with the bias point employed in the RF experimental characterization,  $V_{\rm GS,e} = -3 {\rm V}$  and  $V_{\rm DS,e} = 2 {\rm V}$ , marked by a square. Remarkably, at this bias point the resistance associated with the access regions (as computed from the self-consistent simulations), have comparable values to  $R_{\rm C}$ , reaching  $R_{\rm s,acc} = 3.3 {\rm k}\Omega {\rm \mu m}$  and  $R_{\rm d,acc} = 3.1 {\rm k}\Omega {\rm \mu m}$  at the source and drain ends, respectively and being rather bias dependent. This point highlights the strong impact that these gate-underlapped areas can produce on the RF performance of the device.<sup>31</sup>

Using these results, we can assess the proposed approach by confronting the RF figures of merit resulting from it with those experimentally characterized and reported in (ref. 7). To this purpose, the values of the small-signal parameters of the device are first extracted following the procedure previously described and fed into the small-signal model (Table 1).

The current gain  $(h_{21})$  and the Mason's unilateral gain (U) obtained from the multi-scale scheme, *i.e.* combining the small-signal-model and numerical-solver analysis, are depicted in Fig. 4 along with the experimental data,<sup>7</sup> demonstrating an excellent correspondence and holding the soundness of the



**Fig. 5** Cut-off frequency  $f_T$  as a function of the gate length for different drain biases (solid lines with markers). The  $1/L_g^2$  trend and the physical limit (that also serves as a guideline for the  $1/L_g$  scaling) are also depicted (dashed lines). Solid and hollow markers correspond to experimental works.<sup>6,9,12,34–41</sup>

theoretical procedure.  $f_{\rm T}$  and  $f_{\rm max}$ , obtained from the numerical calculations, marked within the figures, are also shown in very close agreement with the reported measurements:  $f_{\rm T} = 2.63$  GHz and  $f_{\rm max} = 2.16$  GHz.

Once the multi-scale approach is validated, we exemplify its utility by proceeding with a projective analysis of the potential of  $MoS_2$  FETs for RF applications; in particular extracting  $f_T$  and  $f_{max}$  for devices with channel lengths ranging from 10  $\mu$ m down to 50 nm. In order to focus on the material intrinsic capabilities and to reduce the role of extrinsic resistive elements in the predicted behavior, the 2D-FET is improved by reducing the access regions length to 5 nm and setting contact resistances to 100  $\Omega$   $\mu$ m, which is the desirable value for 2DMs to compete on the RF arena<sup>25</sup> and not so far from the minimum value achieved experimentally, 240  $\Omega$   $\mu$ m,<sup>32</sup> and well above the theoretical limit of 30  $\Omega$   $\mu$ m.<sup>33</sup>

Fig. 5 shows  $f_{\rm T}$  as a function of the gate length,  $L_{\rm g}$ . Each marker of the solid curves corresponds to the result achieved from the application of the multi-scale procedure to a device with a particular  $L_{\rm g}$  under a given  $V_{\rm DS}$  and considering the  $V_{\rm GS}$  bias that causes the maximum transconductance. Along with these results, we show the physical limit represented by  $v_{\rm sat}/2\pi L_{\rm g}$ , *i.e.* the inverse of the minimum transit time of charge carriers in the channel, that also serves as a guide for the eyes of the  $1/L_{\rm g}$  scaling; and the  $1/L_{\rm g}^2$  trend that conventionally commands the performance in longer channels. We also show, for the sake of comparison, the results for different experimental devices based on graphene, MoS<sub>2</sub> and III–V compounds taken from the literature (solid and hollow symbols).<sup>6,9,12,34-41</sup>

According to Fig. 5, a change in the scaling trend of  $MoS_2 f_T$ , from  $1/{L_{\rm g}}^2$  for long channels to  $1/L_{\rm g}$  for short channels can be expected. This can be explained due to the  $f_{\rm T}$  rough dependence on  $\sim g_{\rm m}/2\pi (C_{\rm gs} + C_{\rm gd})$ . For long channels,  $g_{\rm m}$  is proportional to 1/  $L_{\rm g}$ , and  $(C_{\rm gs} + C_{\rm gd})$  to  $L_{\rm g}$ , resulting in a trend  $\sim 1/L_{\rm g}^2$ ; while for short channels  $g_m$  saturates and  $f_T$  scales only with the capacitive response, to  $1/L_{g}$ . The transition from  $1/L_{g}^{2}$  to  $1/L_{g}$  is observed in MoS<sub>2</sub> still for long channels, *i.e.*  $L_{g} \approx 1 \ \mu m$  due to  $g_{\rm m}$  early saturation.<sup>6</sup> The  $v_{\rm sat}$  impact is also revealed in the dependence of  $f_{\rm T}$  on  $V_{\rm DS}$ : when the channel length is scaled, the performance is barely improved with  $V_{\text{DS}}$ , as it approaches the physical limit, i.e., the carrier drift velocity cannot increase any further with the electric field. The values predicted are in good agreement with experimental state-of-the-art RF measurements of MoS<sub>2</sub> devices, demonstrating the prediction capability of the presented tool, that can be exploited to study any candidate in the 2DM realm. The experimental results shown for graphene and III-V compounds contextualize the progresses already achieved by MoS<sub>2</sub> electronics and the limitations associated to its lower saturation velocity.

Concerning  $f_{\rm max}$ , Fig. 6 plots it as a function of  $L_{\rm g}$  for different  $V_{\rm DS}$  biases, together with the  $1/L_{\rm g}$  and  $1/\sqrt{L_{\rm g}}$  lines used as a guide for the eyes, and the experimental results from different technologies. For long channel devices,  $f_{\rm max}$  varies with  $1/L_{\rm g}$  as  $f_{\rm max}$  depends roughly on  $\sim \sqrt{f_{\rm T}/(8\pi R_{\rm g}C_{\rm gd})}$  considering that the gate resistance  $R_{\rm g}$  si proportional to  $1/L_{\rm g}$ .<sup>42</sup> For short channel devices,  $L_{\rm g} < 500$  nm, the trend changes from

#### Paper




Fig. 6 Maximum oscillation frequency  $f_{\rm max}$  as a function of the gate length for different drain biases (solid lines with markers). The  $1/L_{\rm g}$  and  $1/\sqrt{L_{\rm g}}$  trends are indicated by dashed lines. Solid and hollow markers correspond to experimental works.<sup>6,9,12,34–41</sup>

 $1/L_{\rm g}$  to  $1/\sqrt{L_{\rm g}}$ , showing a small over-increment at the limit of the diffusive regime, as it has also been predicted for GFETs in (ref. 43). Although the experimental values correspond to diverse technologies and measured under different operating bias points, the measurements show good agreement with our predictions. More importantly, MoS<sub>2</sub> FETs demonstrate to be competitive or even to overcome graphene devices performance for the smaller channel lengths, thanks to their larger output conductance, postulating MoS<sub>2</sub> as a worthy 2D alternative for RF power circuits, being nevertheless still far from consolidated III–V architectures.

## 4 Conclusion

We reported a multi-scale approach that combines small-signal and numerical simulations in order to describe in detail the behavior of 2DM-based devices for RF applications. Both levels of abstraction are precisely combined, so the main features included in the Poisson-drift-diffusion system are extended to circuit level simulations. The proposed scheme was validated against experimental data, showing an excellent agreement with dc and RF measurements. The multi-scale simulation tool was then employed to project the impact of channel length scaling on the RF performance of a MoS<sub>2</sub> based FET with improved extrinsic behavior by considering a reduction in the contact resistance and shorter gate under-lapped access regions, so to understand and assess the intrinsic limits of the 2DMs. The resulting  $f_{\rm T}$  vs.  $L_{\rm g}$  curves show a change in their trend from 1/ $L_{\rm g}^{-2}$ to  $1/L_{\rm g}$  and a saturated behavior with respect to  $V_{\rm DS}$  for low  $L_{\rm g}$ , due to the constraining saturation velocity. When comparing the results with those achieved in experimental devices, the reduction of the access regions and contact resistances implies an increase of almost 10-fold in  $f_{\rm T}$  with respect to the experimental sample.<sup>7,10</sup> On the other hand, the  $f_{\rm max}$  vs.  $L_{\rm g}$  curves present a scaling-trend varying from  $1/L_g$  to  $1/\sqrt{L_g}$ , that is

impacted by the up-scaling of the gate resistance. An improvement of the RF performance of MoS<sub>2</sub>-based devices could be achieved by enhancing the crystal transport properties, *e.g.*, higher mobility and saturation velocity. Hence, the multi-level approach presented here constitutes a versatile platform for evaluating the impact of scaling on the RF performance of any 2D material based FET. In addition to channel scaling, the capabilities of this approach can be extended to asses the impact of surface defects and even mechanical strain in devices fabricated on flexible substrates. Furthermore, it enables the design and assessment of sophisticated RF circuits based on such devices.

# Conflicts of interest

Authors do not have conflicts of interest to declare.

## Acknowledgements

A. Toral-Lopez acknowledges the FPU program (FPU16/04043). E. G. Marin acknowledges Juan de la Cierva Incorporación IJCI-2017-32297 (MINECO/AEI). This work has received funding from the European Unions Horizon 2020 Research and Innovation Programme under grant agreements No. GrapheneCore2 785219 and No. GrapheneCore3 881603, and from Ministerio de Ciencia, Innovación y Universidades under grant agreement RTI2018-097876-B-C21 (MCIU/AEI/FEDER, UE), TEC2017-89955-P (MINECO/AEI/FEDER, UE), and TEC2015-67462-C2-1-R (MINECO). This article has been partially funded by the European Regional Development Funds (ERDF) allocated to the Programa Operatiu FEDER de Catalunya 2014-2020, with support of the Secretaria d'Universitats i Recerca of the Departament d'Empresa i Coneixement of the Generalitat de Catalunya for Emerging Technology Clusters to carry out valorization and transfer of research results. GraphCAT project 001-P-001702.

### References

- 1 R. Cheng, J. Bai, L. Liao, H. Zhou, Y. Chen, L. Liu, Y.-C. Lin, S. Jiang, Y. Huang and X. Duan, *Proc. Natl. Acad. Sci. U. S. A.*, 2012, **109**, 11588–11592.
- 2 L. Liao, Y.-C. Lin, M. Bao, R. Cheng, J. Bai, Y. Liu, Y. Qu,
  K. L. Wang, Y. Huang and X. Duan, *Nature*, 2010, 467, 305–308.
- 3 Y. Wu, X. Zou, M. Sun, Z. Cao, X. Wang, S. Huo, J. Zhou, Y. Yang, X. Yu, Y. Kong, G. Yu, L. Liao and T. Chen, ACS Appl. Mater. Interfaces, 2016, 8, 25645–25649.
- 4 Z. Feng, C. Yu, J. Li, Q. Liu, Z. He, X. Song, J. Wang and S. Cai, *Carbon*, 2014, **75**, 249–254.
- 5 Z. Guo, R. Dong, P. S. Chakraborty, N. Lourenco, J. Palmer,
  Y. Hu, M. Ruan, J. Hankinson, J. Kunc, J. D. Cressler,
  C. Berger and W. A. de Heer, *Nano Lett.*, 2013, 13, 942–947.
- 6 F. Schwierz, Proc. IEEE, 2013, 101, 1567-1584.
- 7 D. Krasnozhon, D. Lembke, C. Nyffeler, Y. Leblebici and A. Kis, *Nano Lett.*, 2014, **14**, 5905–5911.

- 8 Q. Gao, Z. Zhang, X. Xu, J. Song, X. Li and Y. Wu, *Nat. Commun.*, 2018, **9**.
- 9 H.-Y. Chang, M. N. Yogeesh, R. Ghosh, A. Rai, A. Sanne, S. Yang, N. Lu, S. K. Banerjee and D. Akinwande, *Adv. Mater.*, 2015, 28, 1818–1823.
- 10 A. Sanne, R. Ghosh, A. Rai, M. N. Yogeesh, S. H. Shin, A. Sharma, K. Jarvis, L. Mathew, R. Rao, D. Akinwande and S. Banerjee, *Nano Lett.*, 2015, 15, 5039–5045.
- 11 A. Sanne, S. Park, R. Ghosh, M. N. Yogeesh, C. Liu, L. Mathew, R. Rao, D. Akinwande and S. K. Banerjee, *npj* 2D Mater. Appl., 2017, 1.
- 12 R. Cheng, S. Jiang, Y. Chen, Y. Liu, N. Weiss, H. C. Cheng, H. Wu, Y. Huang and X. Duan, *Nat. Commun.*, 2014, 5, 1–9.
- 13 M. Belete, S. Kataria, U. Koch, M. Kruth, C. Engelhard, J. Mayer, O. Engström and M. C. Lemme, ACS Appl. Nano Mater., 2018, 1, 6197–6204.
- 14 A. D. Bartolomeo, A. Pelella, X. Liu, F. Miao, M. Passacantando, F. Giubileo, A. Grillo, L. Iemmo, F. Urban and S.-J. Liang, *Adv. Funct. Mater.*, 2019, 29, 1902483.
- 15 F. Urban, F. Gity, P. K. Hurley, N. McEvoy and A. D. Bartolomeo, *Appl. Phys. Lett.*, 2020, **117**, 193102.
- 16 F. Schwierz, J. Pezoldt and R. Granzner, *Nanoscale*, 2015, 7, 8261–8283.
- 17 E. G. Marin, M. Perucchini, D. Marian, G. Iannaccone and G. Fiori, *IEEE Trans. Electron Devices*, 2018, **65**(10), 4167–4179.
- 18 F. Pasadas, E. G. Marin, A. Toral-Lopez, F. G. Ruiz, A. Godoy, S. Park, D. Akinwande and D. Jiménez, *npj 2D Mater. Appl.*, 2019, 3, 47.
- A. D. Bartolomeo, L. Genovese, F. Giubileo, L. Iemmo, G. Luongo, T. Foller and M. Schleberger, *2D Materials*, 2017, 5, 015014.
- 20 P. C. Feijoo, F. Pasadas, J. M. Iglesias, E. M. Hamham, R. Rengel and D. Jimenez, *IEEE Trans. Electron Devices*, 2019, 1–7.
- 21 P. C. Feijoo, D. Jiménez and X. Cartoixà, 2D Materials, 2016, 3, 025036.
- 22 F. Pasadas and D. Jimenez, *IEEE Trans. Electron Devices*, 2016, 63, 2936–2941.
- 23 D. Ward and R. Dutton, *IEEE J. Solid-State Circuits*, 1978, **13**, 703–708.
- 24 F. Pasadas, W. Wei, E. Pallecchi, H. Happy and D. Jimenez, *IEEE Trans. Electron Devices*, 2017, **64**, 4715–4723.
- 25 D. Jena, K. Banerjee and G. H. Xing, *Nat. Mater.*, 2014, **13**, 1076–1078.

- 26 J. E. Meyer, MOS models and circuit simulation, *RCA Rev.*, 1971, **32**, 42–63.
- 27 A. Toral-Lopez, F. Pasadas, E. G. Marin, A. Medina-Rull, F. J. G. Ruiz, D. Jimenez and A. Godoy, 2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), 2019, pp. 1–4.
- 28 R. Dagan, Y. Vaknin and Y. Rosenwaks, *Nanoscale*, 2020, **12**, 8883–8889.
- 29 C. Kim, I. Moon, D. Lee, M. S. Choi, F. Ahmed, S. Nam, Y. Cho, H.-J. Shin, S. Park and W. J. Yoo, *ACS Nano*, 2017, 11, 1588–1596.
- 30 M. Takenaka, Y. Ozawa, J. Han and S. Takagi, *IEEE Int. Electron Devices Meet.*, 2016, 139–142.
- 31 A. Toral-Lopez, E. G. Marin, A. Medina, F. G. Ruiz, N. Rodriguez and A. Godoy, *Nanomaterials*, 2019, **9**, 1027.
- 32 R. Kappera, D. Voiry, S. E. Yalcin, B. Branch, G. Gupta, A. D. Mohite and M. Chhowalla, *Nat. Mater.*, 2014, 13, 1128–1134.
- 33 A. Allain, J. Kang, K. Banerjee and A. Kis, *Nat. Mater.*, 2015, 14, 1195–1205.
- 34 S. Park, S. H. Shin, M. N. Yogeesh, A. L. Lee, S. Rahimi and D. Akinwande, *IEEE Electron Device Lett.*, 2016, 37, 512–515.
- 35 J. Lee, T.-J. Ha, H. Li, K. N. Parrish, M. Holt, A. Dodabalapur, R. S. Ruoff and D. Akinwande, *ACS Nano*, 2013, 7, 7744–7750.
- 36 C. Sire, F. Ardiaca, S. Lepilliet, J.-W. T. Seo, M. C. Hersam,
  G. Dambrine, H. Happy and V. Derycke, *Nano Lett.*, 2012,
  12, 1184–1188.
- 37 N. Petrone, I. Meric, T. Chari, K. L. Shepard and J. Hone, *IEEE J. Electron Devices Soc.*, 2015, **3**, 44–48.
- 38 J. Lee, K. N. Parrish, S. F. Chowdhury, T.-J. Ha, Y. Hao, L. Tao, A. Dodabalapur, R. S. Ruoff and D. Akinwande, *Int. Electron Devices Meet.*, 2012, 14.6.1–14.6.4.
- 39 S. Park and D. Akinwande, *IEEE Int. Electron Devices Meet.*, 2017, 5.2.1–5.2.4.
- 40 W. Wei, E. Pallecchi, M. Belhaj, A. Centeno, Z. Amaia,
   D. Vignaud and H. Happy, 2016 11th European Microwave Integrated Circuits Conference (EuMIC), 2016, pp. 165–168.
- 41 C.-H. Yeh, Y.-W. Lain, Y.-C. Chiu, C.-H. Liao, D. R. Moyano,
   S. S. H. Hsu and P.-W. Chiu, ACS Nano, 2014, 8, 7663–7670.
- 42 S. Sze and K. Ng, *Physics of Semiconductor Devices*, Wiley, 2006.
- 43 P. C. Feijoo, F. Pasadas, J. M. Iglesias, M. J. Martín, R. Rengel, C. Li, W. Kim, J. Riikonen, H. Lipsanen and D. Jiménez, *Nanotechnology*, 2017, 28, 485203.