

Simulation of 2D semiconductor based MOSFETs

A. Toral-Lopez^{*(1)}, J.M Gonzalez-Medina⁽¹⁾, E.G. Marin⁽²⁾, A. Marin-Sanchez⁽¹⁾, A.

Medina⁽¹⁾ F.G. Ruiz⁽¹⁾, A. Godoy^{†(1)}.

⁽¹⁾Dpto. Electrónica, Fac. Ciencias, Universidad de Granada, 18071, Spain,

⁽²⁾Dipartimento di Ingegneria dell'Informazione, Università di Pisa, 56122 Pisa, Italy, * atoral@ugr.es, † agodoy@ugr.es

1. Abstract

In this work we address the simulation of 2D materials based Field Effect Transistors advancing a simple method to take into account the Density of States of arbitrary materials in a Drift-Diffusion transport scheme.

2. Introduction

Two-dimensional materials (2DM) have awakened a noticeable interest in the field of nanoelectronics, as they exhibit auspicious properties to overcome the problems associated with the continuous downscaling of MOSFET devices [1, 2]. Many experimental works have already demonstrated working 2DM based FETs (2DMFETs); however, the theoretical support is needed to select the best options amongst the extensive range of materials. In this context, modeling and simulation are fundamental to quantitatively assess their operation. In the diffusive regime where, given the current experimental dimensions, these devices are operating, there is a lack of simulation studies and most of research works consist of simplified compact models [3, 4]. This work is intended to contribute to fill the gap of numerical simulation of 2DM-based devices in the diffusive regime.

3. Methods

A semi-classical approach has been adopted for the simulation of 2DMFETs. The electrostatics are governed by the 2D Poisson equation that determines the potential in the structure, V :

$$\nabla(\varepsilon(\nabla V)) = -\rho \quad (1)$$

where ε is the dielectric constant and ρ the charge density. The value of ρ in the semiconductor is obtained using the 1D Drift-Diffusion transport model:

$$J_n = \mu n \frac{dV}{dx} - D_n \frac{dn}{dx}, \quad \nabla J_n = 0 \quad (2)$$

where k_B is the Boltzmann constant, T the temperature in Kelvins, q the electron charge, μ the carrier mobility, D_n the diffusion coefficient which is connected to the mobility through Einstein's relation and n the electron concentration. In equilibrium conditions, the charge density is evaluated using the general expression where the material DoS is included:

$$n(V) = \int_0^\infty d\tilde{E} D(\tilde{E}) \left(1 + \exp\left(\frac{\tilde{E} - qV}{k_B T}\right) \right)^{-1} \quad (3)$$

where $\tilde{E} = E - E_C$ and the potential is defined as $V =$

$(E_F - E_C)/q$. Out of equilibrium the Drift-Diffusion transport equation is used and the charge boundary conditions are defined by Eq. (3). Once the longitudinal charge profile is obtained, it is distributed in the layer thickness using a fixed sinusoidal profile with a maximum at the centre of the thin semiconductor region.

4. Results

This scheme was used to simulate a Double Gate (DG) monolayer MoS₂ MOSFET. The structure is depicted in Fig.1 and the parameters used to characterize it are gathered in Table 1. The source and drain are doped with donors, fixing the carrier injection into the channel to n-type. The transfer and output characteristics of the device are depicted in Fig.2 and Fig.3 respectively. The effect of the emulated contact resistances is observed in the longitudinal potential profile (Fig.4). Since the doping concentration at the source and drain is not high enough, the gate voltages compete for the charge control, and contrary to a conventional bulk scenario the bands at these regions are no longer flat ($V_{GS}=1V$). The cross section potential in the centre of the channel is shown in Fig.5. Note the change in the potential distribution in the semiconductor region when the conducting channel is formed: the charge screens the gate field lines and the potential at the centre of the channel does not varies linearly with the gate voltage. The channel generation can be better observed in Fig.6. For $V_{FG}=0.2V$ the channel is not created and the potential roughly changes in the channel region. When V_{FG} is increased to 0.6V the channel has been created and the potential is modified in the region where the semiconductor is located. The channel generation is reproduced correctly, even the pinch-off that causes the reduction of the charge density near the drain region.

Acknowledgements

The authors would like to thank the financial support of Spanish Government under projects TEC2014-59730-R and TEC2017-89955-P. A. Toral-Lopez and J.M Gonzalez-Medina acknowledge the FPU program (FPU16/04043 and FPU14/02579). A. Toral-Lopez also acknowledge the University of Granada funding through the Becas de Inicación a la Investigación para alumnos de Máster.

References

- [1] S. Lee and Z. Zhong, “Nanoelectronic circuits based on two-dimensional atomic layer crystals”, *Nanoscale*, 6(22):13283 – 13300, September 2014.
- [2] K.S. Novoselov, “Electric field effect in atomically thin carbon films”, *Science*, 306(5696): 666 – 669, October 2004.
- [3] E. G. Marin, S. J. Bader and D. Jena, “A New Holistic Model of 2-D Semiconductor FETs”, *IEEE Transactions on Electron Devices*, IEEE, 2018, 1-7
- [4] Jiménez, D., 2012. Drift-diffusion model for single layer transition metal dichalcogenide field-effect transistors. *Applied Physics Letters*, 101(24), p.243501.




Fig.1. Structure of the monolayer DG simulated. Geometrical and material parameters are gathered in Table 1

| Parameter | Value |
|----------------------------|-------------------------------------|
| $L_{Chn} / L_{D,S}$ | 500 nm / 200nm |
| t_{layer} / t_{Ox} | 0.65 nm / 1nm |
| $N_{d, Chn}$ | $3.5 \cdot 10^{11} \text{ cm}^{-2}$ |
| $N_{d, D,S}$ | $6.5 \cdot 10^{12} \text{ cm}^{-2}$ |
| ϵ_{MoS_2} | $4.8\epsilon_0$ |
| μ_{MoS_2} | $50 \text{ cm}^2/\text{Vs}$ |
| χ_{MoS_2} | 4.3 eV |
| $\phi_{Gate} / \phi_{D,S}$ | 4.75eV / 4.3eV |

Table 1. Parameters used in the simulation of the double gate MoS_2 MOSFET device.




Fig.2. Transference response of the device for different V_{DS} values. Note the saturated trend of the curve for $V_{DS} = 0.25V$ due to the doped regions added in the sides of the channel.




Fig.3. Output response of the device for different gate biases.




Fig.4. Longitudinal potential profile in the center of the semiconductor layer (from source to drain) for different gate bias.




Fig.5. Cross section potential profile in the center of the channel as a function of the position.




Fig.6. 2D plot of the charge density (left) and potential (right) in the device for $V_{GS} = 0.2V$ (up) and $V_{GS} = 0.6V$ (down). In both cases $V_{DS} = 0.5V$.