Mostrar el registro sencillo del ítem
A unifed compact model for electrostatics of III–V GAA transistors with diferent geometries
dc.contributor.author | Ganeriwala, Mohit | |
dc.contributor.author | García Ruiz, Francisco Javier | |
dc.contributor.author | González Marín, Enrique | |
dc.contributor.author | Mohapatra, Nihar | |
dc.date.accessioned | 2025-04-02T09:52:54Z | |
dc.date.available | 2025-04-02T09:52:54Z | |
dc.date.issued | 2021-08-07 | |
dc.identifier.uri | https://hdl.handle.net/10481/103399 | |
dc.description.abstract | In this work, a physics-based unifed compact model for III-V GAA FET electrostatics is proposed. The model considers arbitrary cross sectional geometry of GAA FETs viz. rectangular, circular and elliptical. A comprehensive model for cuboid GAA FETs is developed frst using the constant charge density approximation. The model is then combined with the earlier developed model for cylindrical GAA FETs to have a unifed representation. The efcacy of the model is validated by comparing it with simulation data from a 2D coupled Poisson-Schrödinger solver. The proposed model is found to be, (a) accurate for GAA FETs with diferent geometries, dimensions and channel materials and (b) computationally efcient. | es_ES |
dc.language.iso | spa | es_ES |
dc.rights | Attribution-NonCommercial-NoDerivatives 4.0 Internacional | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/4.0/ | * |
dc.subject | Gate all around FET | es_ES |
dc.subject | Nanowire | es_ES |
dc.subject | III–V | es_ES |
dc.subject | Compact model | es_ES |
dc.subject | Charge | es_ES |
dc.subject | Surface potential | es_ES |
dc.subject | Capacitance | es_ES |
dc.subject | Circuit simulation | es_ES |
dc.title | A unifed compact model for electrostatics of III–V GAA transistors with diferent geometries | es_ES |
dc.type | journal article | es_ES |
dc.rights.accessRights | open access | es_ES |
dc.identifier.doi | https://doi.org/10.1007/s10825-021-01751-2 |