

Compact Modeling Technology for the Simulation of Integrated Circuits Based on Graphene Field-Effect Transistors

Francisco Pasadas, Pedro C. Feijoo, Nikolaos Mavredakis, Aníbal Pacheco-Sanchez, Ferney A. Chaves, and David Jiménez*

The progress made toward the definition of a modular compact modeling technology for graphene field-effect transistors (GFETs) that enables the electrical analysis of arbitrary GFET-based integrated circuits is reported. A set of primary models embracing the main physical principles defines the ideal GFET response under DC, transient (time domain), AC (frequency domain), and noise (frequency domain) analysis. Another set of secondary models accounts for the GFET non-idealities, such as extrinsic-, short-channel-, trapping/detrapping-, self-heating-, and non-quasi static-effects, which can have a significant impact under static and/or dynamic operation. At both device and circuit levels, significant consistency is demonstrated between the simulation output and experimental data for relevant operating conditions. Additionally, a perspective of the challenges during the scale up of the GFET modeling technology toward higher technology readiness levels while drawing a collaborative scenario among fabrication technology groups, modeling groups, and circuit designers, is provided.

1. Introduction

By combining graphene devices with interconnects and other components, innumerable circuits can be designed for analog and radio-frequency (RF) applications,^[1] preferably in the form of an integrated circuit (IC). The graphene-based circuits could be integrated with the silicon CMOS IC to increase the IC functionality. A possible realization of a hybrid graphene–


silicon IC could consist of a silicon platform that would implement digital circuits according to the CMOS process. In addition to the silicon platform, a graphene platform (e.g., based on graphene transistor technology) for making RF functions exploiting the unique properties of graphene could be fabricated, combining the best of two technologies in a single IC (Figure 1a).^[2] The graphene platform could be monolithically integrated on a convenient substrate (Figure 1b) such as silicon carbide^[3] or a flexible polymer^[4] to exploit the functionality of graphene in specific applications.^[5] Regardless of the choice between hybrid or monolithic, a compact modeling technology for the graphene platform is required to make predictions of the electrical behavior of

arbitrary circuits for DC, transient (time domain), AC (frequency domain), and noise (frequency domain) analysis. Every type of analysis requires a tailored set of models that capture the physics involved in a consistent way with experimental measurements for the relevant device operating conditions, which form the basis for a technology computer aided design (TCAD). Moreover, the mathematical complexity of the models should be kept low because multiple devices could be involved in a simulation. A TCAD tool is required during manufacturing to make the circuit design-fabrication cycle more efficient.

In this study, we present the progress made toward the definition of a modular compact modeling technology for the graphene field-effect transistor (GFET), which is considered as the building block of the graphene platform in the IC. For a circuit simulation to be realistic, various non-idealities must be modeled at the device level. They include the effect caused by the parasitic network (parasitic resistances, capacitances, and inductances) associated to the contact pads and interconnections, as well as the effect of extrinsic resistances (contact and gate resistance), which significantly reduce the expected device performance. Additionally, the effect of the charges trapped/detrapped in the dielectric materials and interfaces must be included, which are related with the observed time-dependent drift of the operating bias point. In contrast, as short-channel length devices are needed to upscale the RF performance of graphene devices and circuits, short-channel effects (SCE) must be properly accounted by considering the 2D electrostatics and velocity saturation effect. It is also important to consider the

F. Pasadas, P. C. Feijoo, N. Mavredakis, A. Pacheco-Sanchez, F. A. Chaves, D. Jiménez
 Departament d'Enginyeria Electrònica
 Escola d'Enginyeria
 Universitat Autònoma de Barcelona
 Bellaterra 08193, Spain
 E-mail: david.jimenez@uab.cat

F. Pasadas
 Departamento de Electrónica y Tecnología de Computadores
 Universidad de Granada
 Granada 18071, Spain

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/adma.202201691>.

© 2022 The Authors. Advanced Materials published by Wiley-VCH GmbH. This is an open access article under the terms of the Creative Commons Attribution-NonCommercial-NoDerivs License, which permits use and distribution in any medium, provided the original work is properly cited, the use is non-commercial and no modifications or adaptations are made.

DOI: 10.1002/adma.202201691




Figure 1. a) Schematic cross section of a hybrid IC combining silicon and graphene platforms, where the former implements the digital part of the mixed-signal circuit and the latter implements the RF part. Reproduced with permission.^[2] Copyright 2016, ACS. b) A wafer-scale graphene circuit in which all circuit components, including GFET and inductors, are monolithically integrated on a single silicon carbide wafer. Reproduced with permission.^[6] Copyright 2012, Elsevier.

self-heating effects (SHE) at high fields that might produce an important reduction of the drain current. In addition, if the excitation frequency is close or above the device intrinsic cutoff frequency, the effect of carrier inertia should be considered, which requires a non-quasi-static (NQS) model. For the noise, the relevant physics must be collected into an appropriate compact model to obtain the noise indicators at the circuit level. This requires an analysis of the different noise sources and their dependence on the substrate, dielectric environment, as well as contact technology. A deep understanding of the mechanisms of local noise propagation to terminal currents and voltages is necessary. At high-frequency (HF) range, a careful analysis of the coupling mechanisms between the channel and the

gate(s) is required. These efforts are relevant because figures of merit are limited by noise.

A set of models capturing the relevant physics is needed to deal with the different types of electrical analysis, which forms the basis for a compact modeling technology targeting the simulation of ICs based on GFETs. As shown in **Figure 2**, they can be categorized into primary models defining the ideal device response and secondary models accounting for non-ideal effects to provide the necessary refinement to perform realistic circuit simulations. An in-depth explanation of relevant model details and main results for each type of analysis will be given along the Sections of the manuscript, namely DC (Section 2), transient (Section 3), AC (Section 4), and noise analysis (Section 5). In addition, we have benchmarked each model with experimental results to demonstrate its predictive capability.

2. DC Analysis

Here, a model accounting for the DC behavior of GFETs is presented. Section 2.1 introduces the intrinsic GFET core DC model, which is based on the Poisson's equation coupled with a drift-diffusion current equation, the former describing the device electrostatics (Section 2.1.1) and the latter describing the electron transport along the graphene channel (Section 2.1.2). In Section 2.2, various non-ideal effects affecting the operation of a GFET are added to the intrinsic model; thus, their inclusion is proven to be necessary to get consistency with experimental results from real devices. Those encompass charges trapped in the dielectric materials and interfaces (Section 2.2.1), SHE (Section 2.2.2), and SCE (Section 2.2.3). Finally, some relevant analytical models for the contact resistance, which can be used toward extending the intrinsic model with the obtained values of this parameter, have been presented (Section 2.2.4).

2.1. Core DC Model

Here, we present the model for the electrostatics of a four-terminal GFET in Section 2.1.1, which sets the basis for the later formulation of a drain current model in Section 2.1.2.

2.1.1. Electrostatics of a Four-Terminal FET

Let us consider a general GFET as that depicted in **Figure 3a**. The graphene sheet under the electric control of the gate electrodes plays the role of the active channel. The electrostatic modulation of the carrier concentration in the 2D channel is achieved via a double-gate stack consisting of top- and back-gate dielectrics and corresponding metal gates (**Figure 3b**). The graphene sheet is contacted with both a drain and source terminal; carrier transport is produced between both terminals when a non-zero bias is applied. The direction of current transport defines the longitudinal direction (y). The transversal direction (x) goes from the top gate to the bottom gate, whereas the z -direction goes across the width of the device (W), where W is sufficiently large such that the transistor can be considered uniform along the z axis. The electrostatics of the GFET




Figure 2. Modular compact modeling GFET technology presented in this study. The primary models describing the ideal device are represented by black solid lines, whereas the secondary models describing the device non-idealities are represented by black dashed lines. Acronyms used – SHE: self-heating effects, SCE: short-channel effects, QS: quasi-static, NQS: non-quasi-static, MF: medium frequency, HF: high frequency, LFN: low-frequency noise, HFN: high-frequency noise.




Figure 3. a) Schematic depiction of a four-terminal GFET. b) Cross section of the GFET and the domain where the Poisson's equation is evaluated to solve the electrostatics. This area corresponds to the dashed rectangle in (a). c) Equivalent capacitive circuit of the GFET. d) Schematic of the band diagram of the intrinsic device.^[7,8] Energy, E , versus longitudinal position, y . The quasi-Fermi level $E_F = -qV(y)$ and the Dirac energy $E_D = -q\psi(y) = -q(V(y) - V_c(y))$ are shown. When the quasi-Fermi level is located at the Dirac energy, the dubbed Dirac point or charge neutrality point is reached. V_D and V_S are the drain and source biases, respectively; V_{cd} and V_{cs} are the channel potentials at the drain and source sides, respectively. Two Dirac cones illustrate the mixed n/p -type channel of this example. a) Reproduced with permission.^[9] Copyright 2016, IOP. d) Reproduced with permission.^[8] Copyright 2014, IEEE.

can be evaluated by applying the Poisson's equation across its structure

$$\nabla \cdot [\epsilon(x, y) \nabla \psi(x, y, T)] = \rho_{\text{free}}(x, y, T) \quad (1)$$

where T is the temperature, ϵ is the permittivity, ψ is the electrostatic potential, and ρ_{free} is the free charge density. Considering a 1D approximation for the GFET electrostatics along a transversal cut, the following charge-balance equation, which can be represented by the equivalent capacitive circuit shown in Figure 3c, can be obtained:^[10,11]

$$Q_{\text{net}}(y, T) = -C_t(V_G - V_{G0} - V(y, T) + V_c(y, T)) - C_b(V_B - V_{B0} - V(y, T) + V_c(y, T)) \quad (2)$$

where $Q_{\text{net}}(y, T) = q[p(y, T) - n(y, T)]$ is the net sheet charge density; q is the elementary charge; p and n are the hole and electron carrier densities, respectively. $C_t = \epsilon_t/t_t$ ($C_b = \epsilon_b/t_b$) is the top- (back-) oxide capacitance per unit area, with ϵ_t (ϵ_b) being the top (back) dielectric constant and t_t (t_b) the top- (back-) oxide thickness. The top (back) overdrive voltage is $V_G - V_{G0}$ ($V_B - V_{B0}$), where V_G (V_B) is the top- (back-) gate potential, and V_{G0} (V_{B0}) comprises the work-function difference between the top (back) gate and the graphene channel as well as the effect of additional fixed charge owing to impurities or doping. Because of the presence of non-negligible contact resistances in GFETs (Section 2.2.4), the intrinsic source and drain potentials (V_S and V_D at the active channel edges) cannot be shorted

to reference in practice; therefore, we adopted a general formulation where none of the terminals are grounded. Thus, the GFET is driven by terminal voltages defined with respect to some arbitrary reference point. $V(y, T)$ is the quasi-Fermi level along the graphene channel, that is, the electrochemical potential, and it must fulfill the following boundary conditions: 1) $V(y = 0, T) = V_S$ and 2) $V(y = L, T) = V_D$ at the source and drain edge-sides, respectively, where L is the gate length. $V(y, T)$ is assumed to be the same for both electrons and holes because the generation/recombination times for carriers in graphene are very short (1-100 ps);^[12-14] therefore, electron and hole quasi-Fermi levels do not deviate significantly from each other.^[7] $V_c(y, T)$ represents the position-dependent chemical potential, that is, the shift of the Dirac potential ($\psi(y, T)$) with respect to the quasi-Fermi level. Figure 3d shows a scheme of the electrostatic, electrochemical, and chemical potentials along the channel at an arbitrary bias. Electron and hole concentrations can be calculated as a function of $V_c(y, T)$ using the following equations, which are a result of the density of states of graphene (deduced from its linear dispersion relation), where the electronic states are occupied according to the Fermi-Dirac statistics:

$$\begin{aligned} p(y, T) &= \frac{\Delta^2}{2\pi(\hbar v_F)^2} + \frac{2}{\pi} \left(\frac{k_B T}{\hbar v_F} \right)^2 \mathfrak{F}_1 \left[\frac{qV_c(y, T)}{k_B T} \right] \\ n(y, T) &= \frac{\Delta^2}{2\pi(\hbar v_F)^2} + \frac{2}{\pi} \left(\frac{k_B T}{\hbar v_F} \right)^2 \mathfrak{F}_1 \left[-\frac{qV_c(y, T)}{k_B T} \right] \end{aligned} \quad (3)$$

where Δ is the amplitude of the electrostatic potential inhomogeneity that causes the electron–hole puddles;^[15] \mathfrak{F}_1 is the Fermi–Dirac integral of first-order; k_B is the Boltzmann constant, \hbar is the reduced Planck constant, and $v_F = \sqrt{3}a\gamma_0/2\hbar$ is the Fermi velocity; where $a = 2.49 \text{ \AA}$ is the graphene lattice constant^[16] and $\gamma_0 = 3.16 \text{ eV}$ is the interlayer coupling.^[17] The term $\Delta^2/(2\pi(\hbar v_F)^2)$ accounts for the contribution of the puddles to the carrier concentration. The net sheet charge density and the quantum capacitance of graphene, which is defined as $C_q(\gamma, T) = \partial Q_{\text{net}}/\partial V_c$, result in^[8]

$$Q_{\text{net}}(\gamma, T) = \frac{2q(k_B T)^2}{\pi(\hbar v_F)^2} \left\{ \mathfrak{F}_1 \left[\frac{qV_c(\gamma, T)}{k_B T} \right] - \mathfrak{F}_1 \left[-\frac{qV_c(\gamma, T)}{k_B T} \right] \right\} \quad (4)$$

$$C_q(\gamma, T) = \frac{2q^2 k_B T}{\pi(\hbar v_F)^2} \ln \left[2 \left(1 + \cosh \left[\frac{qV_c(\gamma, T)}{k_B T} \right] \right) \right]$$

$V_c(\gamma, T)$ could be calculated as a function of the terminal biases (V_G , V_B , V_D , V_S) from Equations (2) and (4). However, this formulation is not convenient for a compact model compatible with circuit simulators. Using a square-root-based approximation for C_q ,^[18] it is possible to get an implicit expression for V_c that can be written in terms of elemental functions, which is more suitable for compact modeling purposes

$$C_q(\gamma, T) \approx kc_1 \sqrt{1 + (V_c/c_1)^2}$$

$$Q_{\text{net}} = \int_0^{V_c} C_q(\tilde{V}) d\tilde{V} = \frac{kc_1}{2} \left[V_c \sqrt{1 + (V_c/c_1)^2} + c_1 \operatorname{asinh}(V_c/c_1) \right] \quad (5)$$

where $k = 2q^3/(\pi(\hbar v_F)^2)$ and $c_1 = (k_B T/q) \ln(4)$.

The chemical potentials at the source $V_{cs} = V_c(0, T)|_{V=v_s}$ and drain $V_{cd} = V_c(L, T)|_{V=v_d}$ side-edges are the relevant quantities required to calculate the drain current. They can be easily determined by implementing the Verilog-A algorithm reported in refs. [8, 19] which allows the circuit simulator to solve Equations (2) and (5), favoring a circuit-compatible model.

2.1.2. Drain Current Model

Here, we deal with the development of a compact model for the GFET drain current. For such purpose, we assumed that the drift-diffusion theory is applicable. That implies that the carrier mean free path (MFP) is significantly shorter than L . The MFP is related to the graphene quality and values below 100 nm have been reported at room temperature.^[15] Electrons and holes in graphene tend to present mobilities in the same order of magnitude in both experiments and simulations.^[20–22] Here, we assume an equal mobility for both types of carriers for simplicity, but the models could be easily extended for non-equal mobilities. The drain current of a GFET according to the drift-diffusion theory can then be evaluated as

$$I_{\text{DS}} = qW\rho_{\text{sh}}(\gamma, T)\mu(\gamma, T) \frac{\partial V(\gamma, T)}{\partial y} \quad (6)$$

where $\rho_{\text{sh}}(\gamma, T) = p(\gamma, T) + n(\gamma, T)$ is the transport carrier sheet density and $\mu(\gamma, T)$ is the field-dependent carrier mobility that reads as^[9]

$$\mu(\gamma, T) = \frac{\mu_{\text{LF}}}{\sqrt[\beta]{1 + \left(\frac{\mu_{\text{LF}}}{v_{\text{sat}}(\gamma, T)} \left| \frac{\partial \psi(0, \gamma, T)}{\partial y} \right| \right)^\beta}} \quad (7)$$

where β is a parameter of the model describing how sharp the transition between low- and high-field mobilities is and μ_{LF} refers to the low-field carrier mobility. Saturation velocity $v_{\text{sat}}(\gamma, T)$ is limited by optical phonon scattering according to the following equation:^[23,24]

$$v_{\text{sat}}(\gamma, T) = \frac{2\Omega}{\pi\sqrt{\rho_{\text{sh}}(\gamma, T)}} \frac{1}{N_{\text{OP}}(T) + 1} \sqrt{1 - \frac{\Omega^2}{4\pi v_F^2 \rho_{\text{sh}}(\gamma, T)}}$$

$$N_{\text{OP}}(T) = \frac{1}{\exp\left(\frac{\hbar\Omega}{k_B T}\right) - 1} \quad (8)$$

where $N_{\text{OP}}(T)$ and $\hbar\Omega$ are the optical phonon occupation and energy, respectively. Low-field mobility and saturation velocity strongly depend on the dielectric materials surrounding the graphene layer, namely on the substrate and top-gate insulator used for the specific GFET geometry. These parameters depend on various scattering mechanisms that drive the carrier transport.

To obtain an explicit expression for Equation (6) in terms of the chemical potential, V_c , the following simplifications are needed: 1) under the condition of identical electron and hole mobilities, $\rho_{\text{sh}}(\gamma, T)$ is approximated to its second-order Taylor expansion^[8,18]

$$\rho_{\text{sh}}(\gamma, T) \approx \frac{\Delta^2}{\pi(\hbar v_F)^2} + \frac{\pi(k_B T)^2}{3(\hbar v_F)^2} + \frac{q^2 V_c^2(\gamma, T)}{\pi(\hbar v_F)^2} \quad (9)$$

2) A soft-saturation model ($\beta = 1$) is adopted. This value is consistent with numerical studies of electronic transport based on the Monte Carlo simulations;^[25] 3) v_{sat} is assumed to be constant ($v_{\text{sat},0}$), instead of using Equation (8). This is because the implementation of Equation (8) together with (2) has been found to produce some artifacts that can result in harmonic distortion when large-signal transient simulations are performed. Considering all the simplifications, the following closed-form drain current equation is achieved:

$$I_{\text{DS}} = \frac{W\mu_{\text{LF}}}{L_{\text{eff}}} \left\{ \frac{k}{2} \left[\frac{kc_1 V_c (c_1^2 + 2V_c + 4c_2) \sqrt{1 + (V_c/c_1)^2}}{8(C_t + C_b)} - \frac{kc_1^2 (c_1^2 - 4c_2) \operatorname{asinh}(V_c/c_1)}{8(C_t + C_b)} + \frac{V_c^3}{3} + c_2 V_c \right] \right\}_{V_{cs}}^{V_{cd}} \quad (10)$$

where $c_2 = (\pi k_B T)^2/3q^2 + \Delta^2/q^2$. An effective electrical length, L_{eff} , incorporating velocity saturation effects can be defined as

$$L_{\text{eff}} = L + \frac{1}{C_t + C_b} \frac{\mu_{\text{LF}}}{v_{\text{sat},0}} \{Q_{\text{net}}\}_{V_{cs}}^{V_{cd}} \quad (11)$$

2.2. Non-Ideal Effects for Enhancing the Prediction Capability of the Core DC Model

To achieve high-yield technology generations as well as reproducible electrical device characteristics toward exploiting GFETs at a circuit level, the trap mechanisms taking place within the device should be understood. Traps are material- or energetic-dependent imperfections within the channel or its surroundings, for example, interfaces and oxide, able to capture and release carriers at different rates. Fast capture occurs within the channel and interfaces close to it, whereas the release of these trapped carriers is fast in the channel region and slow at the interfaces. In contrast, traps within the oxide region far from the channel have slow capture and emission time constants.^[26] Graphene channels and their associated interfaces have been optimized toward a significant reduction of traps and defects in transistor architectures, for example, through passivation^[27,28] and/or encapsulation techniques.^[29,30] However, gate oxide has been a major issue in graphene transistors as well as in other emerging^[26] and mature^[31] FET technologies owing to scalability limitations;^[26] thus, deep oxide (border) traps still affect the device performance.^[32–35] High- κ insulators, such as HfO₂ and Al₂O₃, as well as layered 2D insulators, such as hexagonal boron nitride (hBN), have been used to fabricate high-performance GFETs.^[36,37] Trap-related phenomena in the aforementioned bulk high- κ oxides have been observed and studied in silicon devices^[38] as well as in emerging transistor technologies.^[39] hBN has been suggested as the optimal dielectric for GFETs owing to the good lattice matching between the 2D channel and the 2D dielectric and minimized dangling bonds.^[40–42] However, in addition to the low- κ of hBN ($\kappa \approx 3–4$),^[40,43] which limits the equivalent oxide thickness scalability,^[26] causing wafer-scale integration issues,^[36] few works have reported on HF GFETs with hBN as the true gate oxide,^[29,44,45] which exhibit poor HF performance, in stark contrast to GFETs with high- κ oxides.^[46–52] Furthermore, in contrast to the demonstrated low density of interface traps in hBN/graphene interfaces,^[29,41] the temperature- and field-dependent carrier capture and emission processes owing to border traps within this 2D dielectric in 2D FETs,^[26] specifically in GFETs, are not yet understood despite the recent characterization efforts.^[53–55] A correct description of trap-related effects and their impact on the static and dynamic performance of graphene transistors can reveal true features of a corresponding technology.^[34,35,56–58] The impact of traps on the transfer device characteristics is described by the static trap model module presented in Section 2.2.1, whereas the dynamic aspects of traps are introduced in Section 3.3.1 to complete the discussion.

The upscaling of RF performance in GFETs can be achieved by the progressive reduction of the channel length. When analyzing a short-channel GFET, velocity saturation is an important factor, but 2D electrostatics should also be considered. The strong electric fields caused at high bias affect the charge distribution along the graphene channel; thus, the 2D electrostatics across the plane perpendicular to graphene must be analyzed. Therefore, we developed a model that solves the 2D Poisson's equation coupled with the drift-diffusion equation, which includes the velocity saturation effect, to consider SCE effectively. In contrast, power dissipation in the graphene channel

imperfectly spread out of the device increases its temperature,^[59–61] triggering SHE. Temperature strongly affects charge transport through carrier concentration and saturation velocity. SHE and SCE will be modeled in Sections 2.2.2 and 2.2.3, respectively.

Finally, in Section 2.2.4, we studied the bias-dependent contact resistance, which embraces the phenomena at the metal–graphene (MG) interface as well as the junction formed between the graphene layer under the metal electrode and the graphene channel.

2.2.1. Static Trap Model

The actual performance of GFETs can be revealed by a device model correctly describing the hysteresis in both trap-affected and trap-reduced scenarios. In the literature, graphene transistor models including trap-effects have been reported;^[34,58] however, their use has been limited either to observe the impact of the traps on the transport properties within a specific trap-affected scenario (forward bias sweep)^[34] or without considering drain-to-source voltage dependence of the traps.^[58] Next, we describe our model^[35] that overcomes the latter issues.

The density of trap centers in a high- κ device, including GFETs, is higher in the gated region because all types of traps are present, that is, material, interface, and border traps. Hence, the modeling approach reviewed next focuses on this specific device region. A high- κ oxide has been considered without loss of generality, that is, trapping mechanisms in 2D oxides are qualitatively similar to the ones in 3D oxides but differ in temperature and vertical field dependence. Trapping mechanisms in ungated regions can be implicitly included in scattering-related parameters.

Figure 4a shows a schematic cross-section of a top-gated graphene transistor with high- κ oxide where trap centers are pointed out (top), and a sketch of the conduction band at a given V_{GS} in the linear regime is also illustrated (bottom). At a hypothetical state of the traps not affecting the device performance, that is, a trap-free state, the traps under the gate are empty; thus, the field lines emitted from the gate contact affect the channel carriers directly (cf. Figure 4b). Notably, a trap-free state is not possible in real conditions. However, a reduced impact of the charged traps on the I – V characteristics, that is, minimum hysteresis window, can be obtained by controlling the measurement conditions with sophisticated characterization techniques, for example, pulsed measurements.^[32,35,56] In this study, the latter scenario is considered as a trap-reduced device performance. In a more practical scenario, the traps within the oxide are filled up so that the electrical field lines from the gate end on the traps, causing the channel potential to be shielded from the gate (cf. Figure 4c) and impacting the transport conditions, that is, the operating bias point is shifted leading to a hysteretic device performance. Herein, the latter is named as a trap-affected performance.

To reproduce and understand the impact of traps on critical device figures of merit toward using the devices in circuits, a compact model describing the behavior of trap-affected and trap-reduced device performance accurately is required. The former characteristics can be obtained with a staircase characterization




Figure 4. a) Top: schematic cross section of a GFET indicating (i) channel, (ii) interface, and (iii) deep oxide traps. Bottom: sketch of the conduction energy band and channel potential under trap-free (E_C, ψ) and trap-affected ($E_{C,tr}, \psi_{tr}$) conditions. b,c) Schematic representations of the gated device region showing traps (squares) and carriers (circles) under trap-free (b) and trap-affected (c) conditions.

whereas an opposing-pulse technique can be used for the latter as shown in ref. [35]. Forward (increasing extrinsic, $V_{GS,e}$) and backward (decreasing $V_{GS,e}$) sweeps are applied in both characterization approaches to show a hysteresis window in the transfer characteristics. An analytical I - V compact model based on Equations (2) and (6),^[10] under the condition of one active gate, has been used to describe the experimental data of GFETs by considering the impact of traps on the net charge within the graphene channel. The electrostatic equation of a practical one-gate GFET yields a net charge, $Q_{net,tr}(y,T)$, description with the impact of traps given as^[35]

$$Q_{net,tr}(y,T) = -C_i[V_G - V_{G0} - V(y,T) + V_c(y,T)] + qN_{tr} \quad (12)$$

where $N_{tr} = C_i(DV_{tr} - (K_{tr}V_{DS})/2)/q$ is the trap density with the trap-induced potential term $DV_{tr} - (K_{tr}V_{DS})/2$. DV_{tr} and K_{tr} are the phenomenological model parameters accounting for the shift of V_{Dirac} owing to trap impact and the V_{DS} dependence of this shift, respectively. The Dirac voltage, considering both the trap-reduced and trap-affected scenarios, is calculated by considering straightforward conditions such as $Q_{net,tr}(y,T) \rightarrow 0$ at the charge neutrality point (CNP) as well as an average channel potential over the channel, that is, $V(y,T) \approx V_{DS}/2$ at similar bias conditions, which yields^[35]

$$V_{Dirac} \approx \begin{cases} V_{G0} + \frac{V_{DS}}{2}, & \text{trap-reduced} \\ V_{G0} - DV_{tr} + \frac{(K_{tr} + 1)V_{DS}}{2}, & \text{trap-affected} \end{cases} \quad (13)$$

To reproduce the traps impact on the performance, the net charge expression in the model should account the corresponding scenario, that is, Equation (2) for the trap-reduced characteristics and Equation (12) for the trap-affected characteristics. Notably, the V_{DS} -dependence of a trap-affected Dirac voltage owing to hot-carriers^[32,62] has been considered in this model,^[35] which is an innovation with respect to other compact models including the impact of traps but neglecting such important effect.^[58]

Both trap-affected and trap-reduced experimental transfer characteristics of a back-gated GFET technology with a gate width of $2 \times 12 \mu\text{m}$ and a gate length of 300 nm (fabrica-

tion details in ref. [63]), obtained via staircase sweep and an opposing sweep characterization, respectively,^[35] have been correctly described by the model in the p-type region, as shown in **Figure 5a,b** (model parameters are listed in Table II of ref. [35]). The hole dominant branch of the experimental data has been selected as the reference in the symmetric model, around V_{Dirac} , because better RF-related figures of merit are reported in this operation regime for this technology, in contrast to the n-type region.^[35,64]

The model is valid for various V_{DS} values, from low to higher ones, at different trap-affected states (Figures 2 and




Figure 5. a,b) Experimental (markers) and modeling (lines) data of a 300 nm-long GFET: transfer characteristics with forward and backward sweeps showing trap-affected (a) and trap-reduced (b) behavior at $V_{DS} = 0.3 \text{ V}$. Insets: transconductance plots at similar bias and conditions. c) V_{DS} -dependence of the Dirac voltage under different conditions. Inset: absolute value of the trap density for different V_{DS} . d) Intrinsic transistor gain at $V_{DS} = -1 \text{ V}$. a-d) Adapted with permission.^[35] Copyright 2020, IEEE.

3 in ref. [35]), as indicated by the correct V_{DS} -dependence of V_{Dirac} observed in Figure 5c. The lower slope of the trap-reduced V_{Dirac} versus V_{DS} plot ($\approx 1/2$) with respect to the one obtained for the trap-affected data ($\approx (K_{tr} + 1)/2$) suggests a trap-induced overestimation of V_{Dirac} at high fields, in contrast to a reproducible performance with the traps impact highly suppressed, that is, trap-reduced data. This is a crucial insight to be considered for the GFET performance in circuit applications.

Additionally, the trap density of the studied device is obtained for the different measurement sweeps from experimental data (see ref. [35] for the procedure) and the model parameters. The model can describe the V_{DS} dependence of N_{tr} , as shown in the inset of Figure 5c. Trapping and detrapping mechanisms can be elucidated from the curves for voltages lower and higher than the minimum point, respectively, which corresponds to a change of polarity of the trap-induced potential term. For instance, as indicated by the model curve, trapping processes are active for the forward staircase sweep at $0.3 \text{ V} < V_{DS} < 0.5 \text{ V}$, whereas traps are enabled by the release of previous trapped carriers for the backward sweep case at the same bias range, as suggested by the increase of N_{tr} for the model curve. A correct description of N_{tr} at different biases, such as the one obtained with this model, enables the obtaining of improved insights in the device physics, for example, on low-frequency noise (LFN) characterization of GFETs.^[64]

The intrinsic gain, $A_{v,i} = g_m/g_{ds}$, calculated from both the intrinsic transconductance ($g_m = \partial I_{DS}/\partial V_G$) and output conductance ($g_{ds} = \partial I_{DS}/\partial V_D$), has been shown with the model calibrated with trap-affected and trap-reduced data (cf. Figure 5d) of the device under study.^[35] The result indicates higher $A_{v,i}$ and different V_{GS} dependence of this parameter for the trap-affected data than in the trap-reduced scenario. This is attributed to the trap-induced shielding of the channel potential because the changes of the current with respect to the different applied voltages, that is, g_m and g_{ds} , are affected differently depending on the traps state (measurement history). In addition to the experimental observations at different scenarios,^[35] this model has shown the largely overlooked impact of traps on the performance of the graphene transistor. The approach used here enables a correct description of reproducible (trap-reduced) characteristics at room temperature toward exploiting such features in GFET-based circuit applications.

2.2.2. Static Self-Heating Model

Source-to-drain current within the graphene channel generates energy by the Joule effect, which can increase the temperature of the device considerably if the heat is not properly dissipated. The increase in graphene temperature, T , with respect to the ambient temperature, T_A , can be expressed as

$$T - T_A = \mathfrak{R}_{th} P_{dis} \quad (14)$$

where $P_{dis} = |I_{DS} V_{DS}|$ corresponds to the power dissipated in the graphene channel and \mathfrak{R}_{th} is the effective thermal resistance, which embraces all the paths through which the heat can be dissipated out of the channel. \mathfrak{R}_{th} can be estimated according

to the methodology proposed in refs. [23, 65]. The method considers the combined effect produced by the graphene/dielectric interface, dielectric layer, and substrate thermal conductance. The thermal conductance contributed by the contacts is neglected.

To demonstrate the impact of SHE, we simulated the device described in ref. [51] assuming a high thermal resistance of $3 \times 10^4 \text{ K W}^{-1}$. Figure 6a shows the temperature distribution as a function of the bias. Temperatures can reach high values at




Figure 6. a) Temperature distribution as a function of the intrinsic bias voltage for a self-heated GFET. b) Transfer characteristics and c) output characteristics of a GFET at 300 K non-affected by SHE (solid) and affected by SHE (dashed).

large supply biases, in the order of the temperatures estimated for similar GFETs.^[66] Moreover, experimental observations show that self-heating can increase the temperatures of graphene significantly when thermal resistances are large (e.g., with thin insulators).^[67] The transfer and output characteristics either neglecting SHE (solid lines) or considering SHE (dashed lines) are presented in Figure 6b,c. From the figure, it can be observed that temperature affects the drain current in different ways. The drain current increases in polarizations near V_{Dirac} , whereas it decreases for large gate voltages. Near V_{Dirac} , the increase in drain current is caused by a higher thermal carrier concentration. However, the temperature reduces carrier mobility and saturation velocity, whose effect dominates for biases far from V_{Dirac} . Moreover, current tends to saturate because of self-heating.^[24] Despite the current saturation, Section 3.3.2 shows that the performance of the SHE-affected device observed in DC does not imply an improvement in the RF figures of merit, as the actual AC small-signal output conductance is larger than the one observed at DC.

2.2.3. Short-Channel Model

To study the performance of short-channel GFET, we developed a numerical model that aims to find the self-consistent solution of the 2D Poisson's equation (Equation (1)) in the domain represented in Figure 3a and the current continuity equation (Equation (6)). In addition to velocity saturation, this model accounts for the 2D electrostatics to consider SCE. Because Equation (6) assumes a drift-diffusion scheme, the short-channel model is valid when the GFET operates in this transport regime. Hence, the model cannot be applied to the pure ballistic regime.^[68] This implies that the considered channel lengths should be significantly greater than the MFP of carriers in graphene, which is in the 10–100 nm range.^[15,69,70]

We thoroughly studied SCE for the reference device reported in ref. [51] by varying the channel length. **Figure 7** compares the compact model of Section 2.1 (solid lines) with the self-consistent model, which considers 2D electrostatics (symbols). The figure shows the chemical potential and I - V curves for




Figure 7. a–f) Comparison between the compact model (solid lines) and the numerical model that accounts for SCE (circles) for a 1 μm -long channel GFET (a–c) and a 100 nm-long channel GFET (d–f). a, d) Chemical potential along the channel. b, e) Transfer characteristics. c, f) Output characteristics.

the cases of channel lengths of 1 μm , where both models give similar results, and 100 nm where models clearly diverge. The results of the short-channel device indicate that SCE imply a redistribution of carriers caused by 2D electrostatic effects:^[9] carrier concentration close to source and drain edges increases as compared with the long device, as can be observed in the chemical potential distribution along the channel shown in Figure 7a,d. Additionally, the chemical potential slope becomes steeper, and the CNP (defined by the condition $V_c = 0$) is slightly displaced toward the middle of the channel.^[9]

Figure 7 also shows the differences between the compact model and the self-consistent model in predicting the transfer (Figure 7b,e) and output curves (Figure 7c,f). As for the 1 μm -long GFET, the differences between both models mainly come from the velocity saturation effect, where $v_{\text{sat},0}$ is kept constant in the compact model whereas it follows the more complex model described by Equation (8) in the self-consistent model. However, the predicted trends are analogous. In contrast, the predictions of both methods differ considerably for the 100 nm-long GFET. For this case, a significant degradation in the transconductance can be observed, which has a direct impact on the RF performance scaling.

2.2.4. Metal–Graphene Contact Resistance

Although GFET has emerged as a promising device for analog/RF applications, the contact resistance (R_c) embracing the phenomena arising at the interface between graphene and source/drain metal electrodes remains a major limiting factor that affects the electronic transport properties.^[71–80] For RF electronic applications, it is a relevant issue with a strong impact on figures of merit such as the maximum frequency of oscillation (f_{max}), intrinsic cut-off frequency (f_T), and $A_{v,i}$.^[9,81,82] Despite the considerable number of experimental and theoretical studies, the origin of R_c is still unclear owing to the multiple intrinsic and extrinsic factors affecting it, namely the nature of metals (chemisorbed or physisorbed), geometry of the contact (planar or edge), number of graphene layers, as well as impact of the fabrication process and bias. Therefore, a broad range of experimental values of R_c have been reported

in the literature even though the same contact metal has been considered.^[83–93] In a metal–semiconductor junction (Schottky contact), a potential barrier (Schottky barrier) is formed at the interface. In an ideal case, the Schottky barrier height is given by the difference between the metal work function and the semiconductor electron affinity (Schottky–Mott approach). For conventional (3D) semiconductors, a Schottky contact can be turned into an Ohmic contact by lowering the Schottky barrier height with opportune metal choice or lowering the barrier thickness sufficiently, in the order of few nanometers, by heavily doping the semiconductor. Therefore, electrons can go through the barrier driven by the quantum tunneling effect. However, for MG junction, the difference between the dimensional nature of the metal (3D) and graphene (2D) as well as the strong influence of the contact metal and the impact of the device fabrication details on the graphene properties hinder its description by the conventional Schottky–Mott picture. Furthermore, graphene zero energy bandgap prevents the formation of conventional Schottky contact and its small density of states near the Dirac point strongly limits the current injection from the metal.^[94]

When a finite metal electrode is deposited to cover part of a graphene sheet as in the GFET contact shown in Figure 8a, the following electrostatic effects appear: 1) there is a charge transfer through the interface producing a doping of the graphene underneath, which is characterized by a significant shift ΔE_m of the graphene Fermi level with respect to its Dirac point. This is owing to the small density of states near the Dirac energy. Not only the difference between metal and graphene work functions should be considered in the process, but also the type of chemical interaction at the surface, namely physisorption or chemisorption.^[96,97] 2) A potential step is established between graphene under the metal and the graphene channel,^[98,99] which is produced by a charge transfer between the two graphene regions. As shown in Figure 8a, the potential step is characterized by an effective length, λ , and energy shifts ΔE_m and ΔE_g in the graphene under the metal and graphene channel, respectively. In the limit where the contact length is larger than the transfer length, L_T , which is defined as the effective contact length contributing to the injection of carriers in graphene, there is a current crowding effect indicative of




Figure 8. a) Sketch of the MG contact on a back-gate structure and the corresponding potential step formed between graphene under the metal and graphene in the channel. The red lines denote the current crowding effects near the contact edge. b) Graphene Fermi level shifts with respect to the Dirac point for different values of doping (Q_0/q), with palladium as a metal contact. c) Predicted R_c and its components, R_{mg} and R_{gg} , considering titanium as a metal. a–c) Reproduced with permission.^[95] Copyright 2015, IOP Publishing.

an R_c dependence on the contact width instead of the contact area.^[100,101] Evidence of the current crowding has been reported by photocurrent spectroscopy experiment for graphene–gold contact.^[102]

Apart from the abovementioned electrostatics, several theoretical studies have been conducted to understand both intrinsic and extrinsic factors in controlling the values of R_c in graphene-based devices. We can classify the theoretical studies as: 1) ab initio calculations^[87,91,103–109] and 2) analytical models.^[78,95,96,101] The ab initio calculations have helped to comprehend the nature of the MG interface at the microscopic level and to suggest ways to engineer contact resistance. For example, they have been useful to explain the spread of R_c measurements as due to uncontrolled graphene doping and/or the chemistry of the interface. However, these types of models have an extremely high computational cost. In contrast, for the analytical models, as proposed in ref. [101] the transport in the MG junction is described as carrier injection from metal to graphene underneath with probability \mathcal{T}_{mg} followed by injection to the graphene channel with probability \mathcal{T}_{gg} . The conductance of MG contact is expressed in terms of the conduction modes in graphene and the transmission probabilities following the Landauer approach. However, in this model, the mechanism of \mathcal{T}_{mg} is ambiguous and it does not consider the 3D and 2D nature of the metal electrode and graphene sheet, respectively. To solve this issue, a theoretical model of carrier transport considering the dimensional nature has been developed in ref. [95]. The physical model is based on the Bardeen transfer Hamiltonian (BTH) method for the calculation of the resistance, R_{mg} , between the metal and graphene underneath and on the Landauer approach to calculate the resistance, R_{gg} , arising at the potential step across the junction formed between the graphene under the metal and the graphene channel. The total contact resistance can be calculated as $R_c = R_{mg} + R_{gg}$. Here, the gate voltage dependence of ΔE_m and ΔE_g , in a standard back-gate GFET configuration, is conveniently solved using a 1D model, as illustrated in Figure 8b, where palladium was assumed as the metal electrode. These two quantities are key factors to determine R_c as a function of the gate voltage. Different types of junctions could be developed depending on the back-gate bias, namely pp-type, pn-type, and nn-type junctions. By assuming a chemical doping of the graphene channel $Q_0/q = -5.4 \times 10^{12} \text{ cm}^{-2}$, the transitions from pp- to pn-type at $V_G \approx 23 \text{ V}$ and from pn- to nn-type at $V_G \approx 46 \text{ V}$ were captured in accordance with reported measurements.^[101] Moreover, by combining the BTH method for calculating the specific contact resistivity,^[96] ρ_c , with the transmission line model,^[110] the simple analytical expression

$$R_{mg}(\Delta E_m) = \frac{\sqrt{\rho_c R_{sh}^m} \coth\left(\frac{L_c}{L_T}\right)}{W_c} \quad (15)$$

is found; thus, its gate voltage dependence for arbitrary metals is predicted. Here, R_{sh}^m is the sheet resistance of graphene under the metal; L_c and W_c are the contact dimensions. Additionally, R_{gg} strictly depends on the effective length, λ , of the potential step that builds up between the graphene under the metal and the graphene channel, which can be calculated as

$$R_{gg}^{-1}(\Delta E_m, \Delta E_g) = 2e^2 W_c (h\pi)^{-1} \int_{-k_F}^{k_F} \mathcal{T}_{gg} dk_y \quad (16)$$

where $k_F = \min(|\Delta E_m|, |\Delta E_g|)/\hbar v_F$ and \mathcal{T}_{gg} is the transmission probability of Dirac fermions across the potential step given by Cayssol et al.^[98] According to this model, depending on the metal electrode and a possible chemical doping of the graphene channel, the two components of R_c could be either similar in magnitude or of very different orders. It has been established that R_{gg} is the dominant component for nickel and titanium electrodes, whereas there is a competition between both components for palladium. For illustrative purposes, the breakdown of R_c in its two components for a titanium-contacted GFET is reproduced in Figure 8c.

Recently, a physical model of R_c in titanium-contacted graphene-based FETs^[78] has been developed considering an interfacial layer including oxidized Ti and polymethyl methacrylate residues at the Ti–G interface from the processing conditions of the contact. The study indicates that R_c is highly dependent on the properties of the interfacial layer. Similar to ref. [101] R_c is calculated as

$$R_c^{-1} \propto \int_{-\infty}^{\infty} dE_1 G(qE_1 - \Delta E_m, t_1) \int_{-\infty}^{\infty} dE_2 G(qE_2 - \Delta E_g, t_2) \int_{-k_F}^{k_F} dk_y \mathcal{T}_{total} \quad (17)$$

where

$$\mathcal{T}_{total} = \mathcal{T}_{mg} \mathcal{T}_{gg} / [1 - (1 - \mathcal{T}_{mg})(1 - \mathcal{T}_{gg})] \quad (18)$$

is the total carrier transmission probability and the Gaussian functions $G(E, t)$ with effective broadening t_1 and t_2 have been considered to get a more realistic model. Parameter t_1 considers the coupling between the metal and the quasi-bound graphene states underneath; t_2 is a parameter embedding information of the random disorder potential in the graphene channel, which depends on the minimum sheet carrier concentration.

The probability of carrier transmission through the potential is given in ref. [98]. The carrier transmission, \mathcal{T}_{mg} , through Ti–TiO_x–graphene interface depends on the tunneling mechanisms and it has been modeled based on quantum-mechanical tunneling theory using the WKB approximation.

The above comprehensive physics-based calculation of R_c can be used as a confident reference for the values of this parameter in a device model. For compact modeling approaches, however, R_c in GFETs has been either extracted from experimental data-based methodologies^[75–77,79] (cf. Section 4.2.3) or been considered as a model parameter whose value is obtained by fitting the experimental I – V curves (cf. Section 3.2). Furthermore, parameter extraction techniques based on test-structures or analysis of transport experimental data^[81,89,111,112] have been developed toward obtaining an immediate R_c value. Further details of these extraction methodologies are provided in Section 4.2.3.

3. Transient Analysis

When a time-varying signal is applied to a GFET terminal, the dynamic operation of the device is strongly influenced by

internal capacitive effects. Therefore, it is necessary to develop a large-signal model of intrinsic GFET capacitances. Various capacitive models for general FETs have been developed over the years. Basically, they can be categorized into two groups: 1) Meyer-like^[113] and 2) charge-based capacitance models. The advantages and shortcomings of both model groups applied to conventional FETs have been widely discussed and implemented in circuit simulators.^[114,115]

Meyer-like models are widely used in incumbent technologies because of their simplicity and fast computation. They assume that the intrinsic capacitances are reciprocal (i.e., $C_{ij} = C_{ji}$). Notably, this hypothesis might give unphysical results when dealing with some class of circuits (such as switched capacitor filters); furthermore, earlier models based on this assumption could not ensure charge conservation.^[116,117]

Conversely, the charge-based models ensure both charge conservation and non-reciprocity of intrinsic capacitances in a FET. Owing to some corrections assembled by Ward and Dutton,^[118] the charge-conservation issue was solved by introducing a capacitive matrix, which adds a bit of complexity. In refs. [11, 119–121] we have provided graphs of bias-dependent C_{dg} and C_{gd} for graphene- and MoS_2 -based FETs, showing that the reciprocity of capacitances in emergent 2D technologies cannot be assumed for all transistor operation regimes. However, most of the GFET capacitance models reported so far rely on the Meyer's reciprocity assumption without evaluating the implications of adopting it.^[122–126] Therefore, a comparison of the RF performance prediction between the Meyer-like models against a charge-based approach is provided in ref. [119] indicating that significant errors could arise.

Considering all the aforementioned, we presented a large-signal model for the GFET elsewhere and summarized it in Section 3.1.^[11,127] Thereafter, to illustrate the working of the model, we have presented the dynamic response of several circuits exploiting the graphene ambipolarity in Section 3.2. Later in Section 3.3, we considered significant non-ideal effects that must be modeled to enhance the predictive capability of the large-signal model. The effects include the impact of the trapped charges in Section 3.3.1 and the NQS effects owing to carrier inertia in Section 3.3.2. Dynamic SHE will be treated in the context of small-signal analysis later in Section 4.2.2. As for the large-signal case, dynamic SHE would need some adaptation, which is not yet investigated. Finally, to account for the impact of parasitic elements when a transient circuit analysis is performed, a parasitic network model of the GFET should be considered in the simulation. That will be discussed in the context of AC analysis in Section 4.2.3.

3.1. Large-Signal Model

Assuming a quasi-static (QS) operation, the entering terminal currents in the time domain can be expressed by considering that the charges per unit area at any time controlled by the time-varying terminal voltages, ($v_G(t)$, $v_B(t)$, $v_D(t)$, and $v_S(t)$), are identical to those found if DC voltages (V_G , V_B , V_D , and V_S) were used.

$$i_m(t) = \frac{dQ_m}{dt} + I_m \quad (19)$$

where m stands for G, D, S, and B which denote the top gate, drain, source, and back gate, respectively. The possible leakage current through the top and back insulators is neglected, that is, $I_G = I_B = 0$. In addition, to guarantee charge conservation, $I_D = -I_S = I_{DS}$, where I_{DS} is calculated according to Equation (10). A four-terminal FET can be modeled using a set of 16 intrinsic capacitances, including 4 self-capacitances and 12 transcapacitances. The capacitance matrix is formed by these capacitances, where each element, C_{ij} , describes the dependence of the charge at terminal i with respect to a varying voltage applied to terminal j , assuming that the voltage at any other terminal remains constant. Therefore, Equation (19) can be written as

$$\begin{bmatrix} i_G \\ i_D \\ i_S \\ i_B \end{bmatrix} = \begin{bmatrix} C_{gg} & -C_{gd} & -C_{gs} & -C_{gb} \\ -C_{dg} & C_{dd} & -C_{ds} & -C_{db} \\ -C_{sg} & -C_{sd} & C_{ss} & -C_{sb} \\ -C_{bg} & -C_{bd} & -C_{bs} & C_{bb} \end{bmatrix} \begin{bmatrix} dv_G/dt \\ dv_D/dt \\ dv_S/dt \\ dv_B/dt \end{bmatrix} + \begin{bmatrix} 0 \\ I_{DS} \\ -I_{DS} \\ 0 \end{bmatrix} \quad (20)$$

$$C_{ij} = -\frac{\partial Q_i}{\partial V_j}, \quad i \neq j; \quad C_{ij} = \frac{\partial Q_j}{\partial V_i}, \quad i = j. \quad i, j = G, D, S, B$$

Each row must sum to zero for the matrix to be reference-independent, and each column must sum to zero for the device description to be charge-conservative.^[128] Notably, only 9 out of the 16 intrinsic capacitances are independent. In addition, we can take advantage of the relations between top- and back-gate capacitances,^[11,129] namely $C_{bd} = C_{gd} (C_b/C_t)$; $C_{bs} = C_{gs} (C_b/C_t)$; $C_{db} = C_{dg} (C_b/C_t)$; $C_{sb} = C_{sg} (C_b/C_t)$; $C_{gg} = -C_{bg}(C_t/C_b) + C_t WL$; $C_{bg} = C_{gb} = -C_{bb}(C_t/C_b) + C_t WL$; reducing the independent set of intrinsic capacitances of a four-terminal GFET to only four; for instance, C_{gs} , C_{gd} , C_{dg} , and C_{sd} .

Considering all the aforementioned, the modeling of the dynamic response of a GFET requires a charge model relating the terminal charges to the terminal voltages. From the electrostatics given in Equation (2), the following relations are derived:^[11]

$$Q_G + Q_B = -W \int_0^L Q_{\text{net}}(y) dy; \quad \begin{cases} Q_G = Q_0 - \frac{C_t W}{C_t + C_b} \int_0^L Q_{\text{net}}(y) dy \\ -Q_B = Q_0 + \frac{C_b W}{C_t + C_b} \int_0^L Q_{\text{net}}(y) dy \end{cases} \quad (21)$$

where $Q_0 = WLC_t C_b (V_G - V_{G0} - V_B + V_{B0}) / (C_t + C_b)$. The charge controlled by the drain and source terminals is calculated based on the Ward–Dutton linear charge partition scheme, which guarantees charge conservation^[118]

$$\begin{aligned} Q_D &= W \int_0^L \frac{y}{L} Q_{\text{net}}(y) dy \\ Q_S &= -(Q_G + Q_B + Q_D) = W \int_0^L \left(1 - \frac{y}{L}\right) Q_{\text{net}}(y) dy \end{aligned} \quad (22)$$


Both terminal charges and intrinsic capacitances can conveniently be written using V_c as the integration variable, as it was done to model I_{DS} (cf. Section 2.1.2). Because I_{DS} is the same at any point y in the channel (by considering compensated generation/recombination processes), the equations required to evaluate the terminal charges and intrinsic capacitances are obtained from the drift-diffusion transport model as follows:

$$d\gamma = \frac{\mu_{LF}W}{I_{DS}} \rho_{sh}(V_c) \frac{dV}{dV_c} dV_c - \frac{\mu_{LF}}{v_{sat}} \frac{d\psi}{dV_c} |dV_c|$$

$$\gamma = \frac{\mu_{LF}W}{I_{DS}} \left(\int_{V_{cs}}^{V_c} \rho_{sh}(V_c) \frac{dV}{dV_c} dV_c \right) - \frac{\mu_{LF}}{v_{sat}} \left| \int_{V_{cs}}^{V_c} \frac{d\psi}{dV_c} dV_c \right| \quad (23)$$

$$\text{where } \frac{dV}{dV_c} = 1 + \frac{d\psi}{dV_c} = 1 + \frac{C_q(V_c)}{C_t + C_b}$$

The drain current model presented in Section 2.1.2 is combined with the charge-based compact intrinsic capacitance description as shown in Equation (20) to assemble a large-signal model of GFETs. The modeling approach presented here has been validated against numerical simulations



(Figure 9c)^[11] as well as with experimental data from fabricated GFETs.^[127]

3.2. Dynamic Response of GFET-Based RF Applications

To demonstrate the predictive capabilities of the large-signal model presented,^[127] we consider various exemplary circuits, namely: the frequency doubler and the subharmonic mixer.^[130,131] The GFET used in each of the circuits is referred as device A and B (with their corresponding parameters given in Figure 9a,b), respectively. In Figure 9c, a set of independent intrinsic capacitances for the device A is plotted as a function of the gate voltage, showing a clear non-linear behavior of the GFET around the Dirac voltage. It can be observed that the Meyer's reciprocity does not hold.^[11]

A graphene-based frequency doubler leverages the quadratic-like transfer characteristic (I_{DS} vs $V_{GS,e}$ curve) of a GFET. If such a transfer characteristic is not perfectly parabolic and/or symmetric, which is the practical case, the output voltage contains the doubled frequency and other higher-order harmonics, resulting in harmonic distortion. As for device A configured in the topology depicted in Figure 9d, with the nearly symmetric transfer characteristic around $V_{Dirac} = -1.15$ V shown in




Figure 9. a,b) Input parameters used to describe the GFETs reported by Wang et al.^[130] (Device A) (a) and Habibpour et al.^[131] (Device B) (b). Contact resistances, R_d and R_s , have been considered bias-independent. R_g is the gate resistance. c) Compact model (solid lines) and numerical (symbols) calculation of the intrinsic capacitances versus V_{GS} for Device A at $V_{DS} = 1$ V. d) Schematic circuit of a GFET-based frequency doubler based on Device A.^[130] e) Schematic circuit of a subharmonic resistive GFET mixer based on Device B.^[131] A bias tee is used for setting the DC bias point. The characteristic impedance is 50 Ω . c) Reproduced with permission.^[11] Copyright 2016, IEEE. d,e) Reproduced with permission.^[127] Copyright 2016, IEEE.




Figure 10. a) Experimental measurements (symbols) and simulations (solid lines) of the DC transfer characteristics and the extrinsic transconductance of a GFET-based frequency doubler.^[130] The device is biased at $V_{DS,e} = 1$ V, $V_{BS,e} = 40$ V, and $V_{GS,e} = -1.15$ V. b) Input and output waveforms considering an input frequency of $f_{in} = 10$ kHz and amplitude $A = 400$ mV. c) Input and output waveforms considering an input frequency of $f_{in} = 200$ kHz and amplitude of $A = 300$ mV. A thicker solid line shows the output waveform when a parasitic capacitance ($C_{pad} = 600$ pF) is placed between the drain/source and the back gate, considering the effect of the electrode pads. d) Input and output waveforms considering an input frequency of $f_{in} = 2$ GHz and amplitude of $A = 300$ mV. e) Power spectrum obtained via Fourier transforming the output signal shown in (b). f) Group delay versus frequency of the GFET-based frequency doubler. a–f) Reproduced with permission.^[127] Copyright 2016, IEEE.

Figure 10a, the output waveforms after considering different input frequencies are shown in Figure 10b–d. For the input signal with amplitude A and lowest frequency, $f_{in} = 10$ kHz, the output waveform consists of the doubled frequency with amplitude $\approx A/10$, with a clear distortion coming from other higher order harmonics (Figure 10b). A Fourier transform of such waveform is shown in Figure 10e, revealing that 60% of the output RF power is concentrated at the doubled frequency of 20 kHz.

When the input signal is increased up to $f_{in} = 200$ kHz and beyond, a significant decay of the output signal amplitude was observed in the experiment,^[130] with a voltage gain of $\approx A/100$ likely because of the presence of a parasitic capacitance (estimated in $C_{pad} = 600$ pF) between the GFET source-drain terminals and its back gate. When including the C_{pad} , the predicted output waveform is similar to that in the experiment for an input frequency of 200 kHz (Figure 10c). If the input frequency is increased further to 2 GHz, as shown in Figure 10d, the output waveform displays the doubled frequency, although with a greater distortion because the group delay is not constant with the frequency according to Figure 10f, indicating that the phase is not linear with the frequency.

Furthermore, with the use of a single GFET (Figure 9e), a subharmonic mixer can be designed to take advantage of the device non-linearity. This way, the device is fed with two different frequencies (the local oscillator, LO, signal at f_{LO} and the RF signal at f_{RF}) and a mixture of several frequencies appears at the output port, including both original input frequencies; the sum of the input frequencies; the difference between the input frequencies; the intermediate frequency (IF), f_{IF} ; and other intermodulations.^[132] According to the graphene-based mixer topology shown in Figure 9e, the LO signal and DC bias are applied to the gate port through a bias-tee, whereas the RF signal is applied to the drain of the GFET through a high-pass filter, and the IF is extracted with a low-pass filter, both assumed with cut-off frequencies of 800 and 30 MHz, respectively.

The drain-to-source resistance, $R_{DS} = V_{DS,e}/I_{DS}$, versus the gate bias is shown in Figure 11a. To reach subharmonic operation, the device is biased at $V_{GS,e} = V_{Dirac} = 1$ V through a bias tee. In contrast, Figure 11b shows the mixer IF output power versus the RF input power, where a near constant conversion loss rate of ≈ 25 dB is obtained. The transient evolution of the signal collected at the drain is shown in Figure 11c, as well as the signal collected at the IF port (Figure 11d), which oscillates as expected at $f_{IF} = |f_{RF} - 2f_{LO}| = 20$ MHz given that $f_{LO} = 1.01$ GHz and $f_{RF} = 2$ GHz. Finally, the spectrum of the signal collected at the drain is presented in Figure 11e, with an output power of ≈ -49 dBm. Lower levels of odd harmonics are observed as well, which are attributed to the non-perfect symmetry of R_{DS} versus $V_{GS,e}$.

3.3. Non-Ideal Effects for Enhancing the Large-Signal Model Prediction Capability

A brief description of the dynamic trap-related phenomenon in GFETs is presented in Section 3.3.1. The implementation of this module into the GFET modeling framework presented in this work is still an ongoing effort; hence, the corresponding subsection should be considered a useful guide for approaching this development. A systematic study on NQS effects in GFETs is provided in Section 3.3.2.

3.3.1. Dynamic Trap Model

Trapping and detrapping dynamic processes in MOS-like transistors can be characterized by their corresponding capture and




Figure 11. a) Drain-to-source resistance, R_{DS} , versus the overdrive gate voltage, with $R_{DS} = R_d + R_s + R_{ch}$, where R_{ch} is the channel resistance, and R_d and R_s are the extrinsic contact resistances at the drain and source sides, respectively. Solid lines correspond to simulations and the symbols to the experimental results.^[137] b) IF output power as a function of the RF input power. The device is biased at the Dirac voltage $V_{GS,e} = V_{Dirac}$ and $P_{LO} = 15$ dBm. c) Transient evolution of the signal collected at the drain at $V_{GS,e} = V_{Dirac}$. The following conditions have been assumed: $P_{LO} = 15$ dBm and $f_{LO} = 1.01$ GHz; $P_{RF} = -20$ dBm and $f_{RF} = 2$ GHz. d) Transient evolution of the IF signal collected at the IF port under the same conditions as in (c). The separation between peaks is 50 ns, which corresponds to $f_{IF} = |f_{RF} - 2f_{LO}| = 20$ MHz. e) Simulated spectrum (solid lines) of the signal collected at the drain (shown in (c)) and the measured power peaks (blue circles) reported in ref. [131]. The stars correspond to the simulation results of power peaks of the signal collected at the IF port (shown in (d)). a–e) Reproduced with permission.^[127] Copyright 2016, IEEE.

emission time constants, τ_c and τ_e , respectively. These phenomena can occur over a wide time span depending on the location of the traps centers within the device (cf. Section 2.2.1), as well as on the bias and temperature conditions.^[133,134] In devices with high- κ oxides, for example, GFETs, the dynamic performance is strongly affected by the capture and release of carriers,^[35,135,136] mainly located at the gate oxide and channel interfaces, because the trap-induced shift of the channel potential modify the bias conditions (transfer curve hysteresis) to achieve specific dynamic characteristics.^[35,136] Additionally, trapping phenomena have an impact on the device measurement history, that is, on the initial state of shielding of the channel potential from the gate-source voltage. This impact could not be reduced by a technology-dependent quiescent time approach,^[51,81] if either τ_c or τ_e (or a combination of both) is larger than the quiescent pulse duration. Hence, the dynamic modeling approach for graphene transistors should consider the trap time constants for a correct description and projection of the device performance. Furthermore, a reliable compact model considering a description for trap mechanisms can aid the technology development by revealing the device dynamic performance affected by traps under different pulse biasing conditions, as demonstrated in other emerging technologies.^[137,138] The latter can be immediately exploited in specific application scenarios, for example, high-speed GFET-based modulators designs,^[139,140] and it can be boosted by an accurate modeling of the dependence of the trap-affected/reduced device performance on the pulse biasing conditions.

Trap dynamics in graphene transistors have been systematically characterized^[141,142] using silicon technology-based models^[143] yielding the traps activation energy distributions and trap time constant distributions of the capture and emission processes. Individual values of trap-related time constants have been experimentally characterized in different GFET technologies ranging from few nanoseconds to the order of few hours.^[32,33,144–146] Trap time constants have been obtained by fitting the transient current response over specific non-quiescent conditions with constant pulse widths using empirical exponential models.^[32,33,144,145] A capture process is usually related to such extracted trap time constants in these cases; hence, the emission time constants are ignored. Studies with different pulse duration reveal both τ_c and τ_e , as demonstrated in ref. [146] where the latter is obtained with pulses larger than the time required for an apparent initial steady-state of the current.

Currently, physics-based models for τ_c and τ_e in GFETs have not been reported in the literature. However, previously developed high- κ dielectric MOS-models of oxide traps, for example, a non-radiative multiphonon model^[147] (already applied to other 2D transistor technologies),^[148] can be adapted to GFETs because statistical similarities between trapping processes in the latter and in incumbent technologies have already been observed.^[141,142] This model predicts τ_c and τ_e as a function of the position and energy of the trap, applied bias, and temperature.

A numerical device simulation solution, enabled by the drift-diffusion-based description of transport in graphene transistors,^[149,150] can be developed by considering the trap-assisted phenomena, including $\tau_{c/e}$ -dependent capture and emission rates, in both the Poisson's equation and the

continuity equation^[151,152] as already implemented in other drift-diffusion-based simulators describing different transistor technologies.^[152–155] In contrast, an immediate approach to adapt the compact graphene transistor model considering traps in a static regime described in Section 2.2.1 for the dynamic description can be conducted by defining the trap density N_{tr} in Equation (12) in terms of the steady-state trap density $N_{tr,ss}$ along with τ_c or τ_e , as implemented previously in a different compact model.^[156] The challenging characterization of $N_{tr,ss}$ has been overcome in ref. [156] using an empirical function depending on the vertical fields and some fitting parameters. An improvement of the compact GFET model discussed in this work (cf. Section 2.1), including the dependence of both lateral and vertical fields as well as τ_c and τ_e in the definition of N_{tr} is left for future studies. Alternatively, for circuit design purposes, a practical approach considering an adjunct trap network, as demonstrated in studies of emerging transistor technologies,^[58,137,138,157] with different time constants defined by RC networks can be an option to include directly in the compact model the impact of the different capture and emission trapping processes within the device.^[39,137,138]

3.3.2. Non-Quasi-Static Large-Signal Model

Depending on the input frequency of the time-varying signal, two operating regimes can be distinguished, QS and NQS. In the QS regime, the fluctuation of the varying terminal voltages is sufficiently slow such that the channel charge can follow the voltage variations. This regime applies whenever the transition time for the voltage to change is larger than the transit time of the carriers from source to drain. Contrarily, the NQS regime where carrier inertia effects are important should be considered. When dealing with circuit simulations, assuming a QS regime is not appropriate for long-channel GFETs operating at HF or when the load capacitance is extremely small.^[128,158] Applications of QS approach could result in important errors when predicting phase margins or the stability of wideband amplifiers.^[159]

A straightforward approach for modeling a transistor at speeds where the QS regime breaks down involves splitting the channel length in many shorter sections; thus, the QS approach still holds within each section.^[128,160,161] To track the breakdown of the QS regime, we consider the frequency-dependent admittance $\gamma_m = \gamma_{dg} - \gamma_{gd}$ as a convenient indicator of the electrical gate control on the transistor channel over frequency. Thus, a decrease of $|\gamma_m|$ is interpreted as the loss of the gate control over the channel charge because of the significant carrier inertia originated at HF.^[128,162] Considering the 1 μm -long prototype GFET described in Figure 12a, a simulation of normalized $|\gamma_m|$ from the QS model is shown in Figure 13f. The selected bias to perform the calculation is $V_G = 1.5$ V, $V_D = 1$ V, and $V_B = V_S = 0$ V. The result is compared with that obtained after connecting 20 identical GFETs of length $L/20 = 50$ nm in series (sharing all the same gate, as shown in the inset of Figure 13f), where the array effectively allows the capture of NQS effects. At medium frequencies, both approaches, QS and NQS, predict the same normalized $|\gamma_m|$. However, the upward-going magnitude of normalized $|\gamma_m|$ predicted by the QS model for the 1 μm -long GFET working at HF is clearly unrealistic, as it




Figure 12. a) Input parameters used to describe a prototype GFET. b) Schematic of a four-terminal FET operating under small-signal regime showing the terminal DC and AC voltages as well as currents. To guarantee charge conservation, the sum of the terminal currents must be zero; thus, $I_D = -I_S$, where the DC top- and back-gate currents are $I_G = I_B = 0$; and $i_g(t) + i_b(t) + i_d(t) + i_s(t) = 0$. c) QS charge-based small-signal model suited to three-terminal GFETs. The equivalent circuit of the intrinsic device is framed in blue. d) Equivalent circuit of a GFET in two-port configuration describing the first-order NQS behavior using lumped elements. b, d) Reproduced with permission.^[162] Copyright 2020, IEEE. c) Reproduced with permission.^[119] Copyright 2017, IEEE.

suggests an enhancement in the forward gate-to-drain action. This behavior results contrary to the expectation that, at such frequencies, control of the gate on the drain current is gradually lost due to the carrier inertia in the graphene channel. These predictions for GFETs are in qualitative agreement with the NQS studies that have been conducted for conventional silicon-based MOSFETs.^[128,159]

4. AC Analysis

When considering analog and RF electronic applications, FET terminals are polarized with a DC bias over which a time-varying voltage is superimposed (Figure 12b). If the voltage amplitude is sufficiently small, the resulting AC components of terminal currents and charges can be linearly related to the AC voltage.^[128] Therefore, the non-linear FET can be treated as a linear circuit formed by lumped elements, known as the FET small-signal equivalent circuit. In Section 4.1, we derive a small-signal equivalent circuit for the GFET assuming that the QS hypothesis is valid in the medium frequency range. Later in Section 4.2, we




Figure 13. a) Modulus of the AC current at the drain (i_d) and source (i_s) edges computed in analytical (symbols) and numerical (dotted line) ways. The former is computed by truncating the modified Bessel functions of the first kind to $n = 10$ (ref. [162]). b) Modulus of the AC current along the normalized position in the channel for different frequencies. c) Normalized magnitude and d) phase of $\gamma_m = \gamma_{dg} - \gamma_{gd}$ versus frequency at $V_G = 1.5$ V, $V_D = 1$ V, $V_B = V_S = 0$ V. Four types of models are considered: zero-order model (dashed-dotted lines); charge-based QS model described in Section 4.1 (solid line); first-order NQS model described in Section 4.2 (dashed lines); numerical NQS model (dotted line). e) Small-signal current gain (h_{21}), unilateral power gain (U , Mason's invariant),^[165] and maximum stable gain/maximum available gain (MSG/MAG) versus frequency of the GFET under test predicted by the QS (solid lines), first-order NQS (dashed lines), and numerical NQS (dotted lines) models. The RF figures of merit f_T and f_{max} are obtained when the gains are reduced to unity (0 dB). f) Normalized magnitude of γ_m versus frequency under the operating bias point $V_G = 1.5$ V, $V_D = 1$ V, $V_B = V_S = 0$ V for a single $1 \mu\text{m}$ -length GFET compared against a two-port configuration of a cascade of 20 GFETs, 50 nm-length each, connected in series. (inset) Schematics of the multisegment approach applied to a GFET. a–f) Reproduced with permission.^[162] Copyright 2020, IEEE.

introduce some important non-ideal effects. Specifically, the small-signal model derivation has been extended to cover the NQS regime at HF in Section 4.2.1. A brief review of the dynamic self-heating model in GFETs is presented in Section 4.2.2. Finally, in Section 4.2.3, we discuss a procedure adapted to GFETs to go from the extrinsic to the intrinsic AC frequency response, which requires a model for the parasitic network that should include the effect of the contact pads, metal interconnections, and substrate.

4.1. Quasi-Static Small-Signal Model

Currently, many small-signal models proposed for GFETs have been directly imported from Meyer-like capacitance models.^[123,124,126,163,164] They assume that the intrinsic capacitances are reciprocal, which has been proven to result in inaccuracies when predicting the RF figures of merit, as

demonstrated in ref. [119] for GFETs. Moreover, these models do not ensure charge conservation, which is crucial not only for accurate device modeling and circuit simulation, but also for proper parameter extraction. To ensure both capacitance reciprocity and charge conservation, the charge-based small-signal model shown in Figure 12c is adopted, where the intrinsic part has been framed in blue. We considered a three-terminal GFET configuration, where the back gate is considered AC disconnected ($i_B(t) = 0$). The small-signal parameters including g_m , g_{ds} , and a set of independent capacitances, including C_{gd} , C_{gs} , C_{sd} , and C_{dg} , are calculated according to the procedure described in Section 3.1. The intrinsic model must be augmented with the extrinsic resistances, R_d and R_s , after linearization around the operating bias point, and the gate resistance, R_g (Figure 12c), if the extrinsic RF performance is intended.

The small-signal model parameters could be either extracted by applying a direct methodology based on S-parameter

measurements^[119] or numerically computed with a DC simulator (optionally including SCE and/or SHE), allowing the prediction of RF performance for different embodiments of GFETs at arbitrary bias.^[24,120,150]

4.2. Non-Ideal Effects for Enhancing the Prediction Capability of the Small-Signal Model

Here, we present a set of secondary models to enhance the prediction capability of the small-signal model presented in Section 4.1 by including some relevant non-idealities. We first describe an NQS small-signal model suitable for HF simulations in Section 4.2.1. Thereafter, a dynamic SHE model, developed in the context of small-signal analysis, is presented in Section 4.2.2. Finally, a parasitic network model that considers the effect of contact pads, metal interconnections, and the substrate is discussed in Section 4.2.3.

4.2.1. Non-Quasi-Static Small-Signal Model

Here, we discuss ways for expanding the frequency range that can be reached with the small-signal model while keeping the accuracy to acceptable levels. Therefore, NQS effects arising at HF should be incorporated into the model. A small-signal NQS model can be derived from the analytical solution of the drift-diffusion equation coupled with the continuity equation, which can be expressed in terms of the modified Bessel functions of the first kind.^[162] The model can be conveniently simplified to provide an equivalent circuit of lumped elements that can be used in circuit simulators. For instance, if second- and higher-order terms in ω (angular frequency) are neglected in the GFET ω -dependent admittances, a first-order NQS equivalent circuit of the GFET can be obtained (Figure 12d), which is fully described by the following bias-dependent small-signal parameters:^[162]

$$\begin{aligned} C_1 &= g_{m0}(\gamma\tau_4 - \tau_2); C_2 = g_{m0}\tau_2; C_3 = g_{ds0}\tau_3(1 - \gamma) \\ r_1 &= \tau_1/C_1; r_2 = \tau_1/C_2; r_3 = \tau_1/C_3 \\ L_0 &= \tau_1/g_{ds0}; r_0 = 1/g_{ds0}; \gamma_m = g_{m0}/(1 + j\omega\tau_1) \end{aligned} \quad (24)$$

where:

$$\begin{aligned} g_{m0} &= -\mu_{LF} \frac{W}{L} \frac{k^2}{2(C_t + C_b)} (\text{sgn}[V_{cd0}]h_{GD}V_{cd0}^3 - \text{sgn}[V_{cs0}]h_{GS}V_{cs0}^3) \\ g_{ds0} &= \mu_{LF} \frac{W}{L} \frac{k^2}{2(C_t + C_b)} (h_{GD} + h_{BD}) |V_{cd0}|^3 \\ V_{\alpha 0} &= \frac{(C_t + C_b) - \sqrt{(C_t + C_b)^2 \pm 2k[C_t(V_G - V_{G0} - V_X) + C_b(V_B - V_{B0} - V_X)]}}{\pm k} \\ h_{GX} &= -\frac{C_t}{(-C_t - C_b \pm kV_{\alpha 0})}; h_{BX} = \frac{C_b}{C_t} h_{GX} \end{aligned} \quad (25)$$

where the positive (negative) sign applies when $C_t[V_G - V_{G0} - V_X] + C_b[V_B - V_{B0} - V_X] < 0 (> 0)$ and the subscript X stands for drain (D) and source (S). The time constants τ_1 , τ_2 , τ_3 , and τ_4 from Equation (24) are

$$\begin{aligned} \tau_1 &= \frac{D' V_{cd0}^4 V_{cs0}^4}{12 V_{cd0}^2 + V_{cs0}^2} \\ \tau_2 &= \frac{D'(V_{cd0}^6 - 3V_{cd0}^2 V_{cs0}^4 + 2V_{cs0}^6)}{24 h_{GD}V_{cd0}^3 - h_{GS}V_{cs0}^3} h_{GD} V_{cd0}^3 \\ \tau_3 &= -\frac{D'}{24} (V_{cd0}^6 - 3V_{cd0}^2 V_{cs0}^4 + 2V_{cs0}^6) \\ \tau_4 &= \frac{D'}{24} \frac{(V_{cd0}^2 - V_{cs0}^2)^2}{h_{GD}V_{cd0}^3 - h_{GS}V_{cs0}^3} (h_{GD}V_{cd0}^3(V_{cd0}^2 + 2V_{cs0}^2) + h_{GS}V_{cs0}^3(2V_{cd0}^2 + 2V_{cs0}^2)) \\ D' &= \text{sgn}[V_{cd0}]\mu_{LF}W^2k^3 / (2I_{DS0}^2(C_t + C_b)) \\ I_{DS0} &= \mu_{LF}Wk^2(\text{sgn}[V_{cd0}]V_{cd0}^4 - \text{sgn}[V_{cs0}]V_{cs0}^4) / (8L(C_t + C_b)) \end{aligned} \quad (26)$$

with $\gamma = C_t/(C_t + C_b)$.

Because of the simplifications made in the model derivation, the selected bias point should be placed far enough from the Dirac voltage for the device to operate in the linear region. The assumption is $V_{cx0}^2 \gg (\pi k_B T / (\sqrt{3}q))^2 + 2q\Delta^2 / (k\pi(\hbar v_F)^2)$. Although it is certainly a limitation of the model, the approach is useful for the important usage of GFET as an amplifier. In addition, the expressions shown in Equations (25) and (26) consider $k|V_{cx0}| \gg (C_t + C_b)$. The opposite case, ($k|V_{cx0}| \ll (C_t + C_b)$), is provided in ref. [162].

To demonstrate the impact of NQS effects on the RF performance of GFETs, we considered the device described in Figure 12a. It consists of a double-gated topology with 10 nm- Al_2O_3 and 300 nm- SiO_2 dielectrics at the top and back gate stacks, respectively. Figure 13a shows the absolute value of the small-signal current at the drain (i_d) and source (i_s) edges for several frequencies, as well as the calculated f_T ($=38.8$ GHz). Both i_d and i_s have been computed both in an analytical and numerical way through the evaluation of the modified Bessel functions of the first kind.^[162] The analytical case consists of truncating the function to a tenth order. According to Figure 13a, $|i_d|$ and $|i_s|$ show same value for frequencies lower than $\approx f_T/4$, which agrees with the QS assumption and with the behavior of silicon-based FETs operating at medium frequency.^[128] For frequencies higher than $f_T/4$, $|i_d|$ and $|i_s|$ differ from the QS value adopting different values, which indicates that the channel charge in the graphene layer cannot follow the voltage variations for such frequencies.

Figure 13b shows the modulus of the AC current, $|i|$, along the normalized channel length for different frequencies. The solid orange line shown in Figure 13b corresponds to the frequency of $f_T/4$, which has been chosen to delimit the QS and NQS regimes.^[128] For frequencies lower than $f_T/4$, for example, $f_T/10$, the AC current is approximately the same along the channel length, which is consistent with the QS approximation. However, for frequencies higher than $f_T/4$, for example, f_T or $2f_T$, the carriers do not have enough time to move from drain to source in a signal period, resulting in a departure of i from the QS value, which is in accordance with the behavior observed in Figure 13a.

Figure 13c,d shows the normalized magnitude and phase of $\gamma_m = \gamma_{dg} - \gamma_{gd}$. It is observed that from the zero-order model to the first-order, the NQS model produces a significant improvement in the region of validity (where we have assumed here that the numerical solution provides the reference solution). This is because γ_m contains a right-half-plane zero for this zero-order model^[119] in contrast to the

left-half-plane pole in γ_m for the first-order NQS model (Equation (24)). The upward-going magnitude predicted by the QS model at HF is unrealistic, although the phase of γ_m is predicted better by the QS model than the first-order NQS model; therefore, a higher order correction would be needed if the phase of γ_m is crucial for the targeted range of frequency according to the intended application. This discussion as well as results shown in Figure 13c,d is in qualitative agreement with the NQS studies conducted for conventional silicon-based MOSFETs.^[128,159]

The frequency dependence of the current and power gains predicted by the different models, namely $|h_{21}|^2$, U , and MSG/MAG, are shown in Figure 13e. Differences between the QS and NQS model predictions are not significant below f_T , but the QS model overpredicts the gain for frequencies higher than f_T , highlighting the importance of including the NQS effects.

4.2.2. Dynamic Self-Heating Model

The equations we have presented so far to describe the drain current include a dependence on the bias point and the temperature. To analyze the impact of self-heating on HF performance, the dependence of the small-signal parameters on temperature must be studied. Here, we present a model valid for AC input voltages, assuming that the GFET presents a complex thermal impedance, Z_{th} , that depends on the angular frequency, $\omega (=2\pi f)$, and on the different thermal paths through which the power, P_{dis} , is dissipated from the graphene channel. This heat crosses the different device thermal boundaries defined by the interfaces between the materials. Z_{th} can be represented by various thermal RC networks characterized by the values of thermal resistances, $\mathfrak{R}_{th,i}$, and thermal frequencies, $f_{th,i}$, as follows:

$$Z_{th}(\omega) = \sum_i \frac{\mathfrak{R}_{th,i}}{1 + j \frac{\omega}{2\pi f_{th,i}}} \quad (27)$$




Figure 14. Complex thermal impedance of the graphene transistor showing two poles, each one corresponding to a heat dissipation path. a) Real part and b) imaginary part as a function of the applied frequency.

The sum of all thermal resistances gives the total thermal resistance, which causes the increase of graphene temperature owing to DC self-heating, as addressed in Section 2.2.2

$$\mathfrak{R}_{th} = \sum_i \mathfrak{R}_{th,i} \quad (28)$$

Figure 14 shows the real and imaginary parts of $Z_{th}(\omega)$ for the simple case of two thermal RC networks in series (two poles), one at a thermal frequency of $f_{th,1} = 1$ kHz and the other at $f_{th,2} = 1$ GHz. The thermal frequencies highly depend on the specific GFET technology because they are a function of the heat dissipation paths. Although they have been arbitrarily chosen to illustrate dynamic SHE, they could be observed in the frequency range between ≈ 5 and 10 MHz according to experimental measurements performed elsewhere.^[54,146]

Following the temperature-dependent two-port network approach developed by Rinaldi^[166] and assuming no leakage current through the gate oxides, the small-signal parameters are modified according to the following equations:

$$\begin{aligned} \gamma_{gg}(\omega) &= \gamma_{gg,T}(\omega) \\ \gamma_{gd}(\omega) &= \gamma_{gd,T}(\omega) \\ \gamma_{dg}(\omega) &= \frac{\gamma_{dg,T}(\omega) + cZ_{th}(\omega)\gamma_{gg,T}(\omega)V_{GS}}{1 - cZ_{th}(\omega)V_{DS}} \\ \gamma_{dd}(\omega) &= \frac{\gamma_{dd,T}(\omega) + cZ_{th}(\omega)(\gamma_{gd,T}(\omega)V_{GS} + I_{DS})}{1 - cZ_{th}(\omega)V_{DS}} \end{aligned} \quad (29)$$

where $c = \partial I_{DS} / \partial T$ is a coefficient describing the rate of change of the current with respect to the temperature and $\gamma_{ij,T}(\omega)$ are the small-signal parameters calculated by the QS approximation at a constant temperature, that is, assuming that the frequency is sufficiently high so the device temperature cannot follow the rapid oscillations of the electrical signal.

Figure 15 shows the simulated intrinsic small-signal parameters, $\gamma_{dg}(\omega)$ and $\gamma_{dd}(\omega)$, for the device described in ref. [51] at selected bias points as a function of the frequency, and assuming a two-pole thermal impedance as that presented in Figure 14. Above the thermal frequencies, $f_{th,1}$ and $f_{th,2}$, the thermal impedance is $Z_{th}(\omega) \approx 0$; therefore, the small-signal parameters are equal to the values at a constant temperature $\gamma_{ij}(\omega) \approx \gamma_{ij,T}(\omega)$. On the contrary, for very low frequencies, the graphene temperature can follow the oscillation of the electrical signal. Notably, it is very important to consider the SHE in HF performance calculation, as the QS approximation directly applied to the DC current curves assumes that the temperature varies with the bias point.

4.2.3. Parasitic Network Model

Generally, the parasitic network plays a significant role in determining the GFET performance. For on-wafer RF FETs, it is determined by the contact pads, metal interconnections, and the substrate.^[167] **Figure 16a** shows the complete GFET circuit with the parasitic network connected to the intrinsic FET




Figure 15. Small-signal parameters affected by SHE at the biases $V_{DS} = 1$ V, $V_{GS} - V_{G0} = 0, -1,$ and -2 V. a) Real part and b) imaginary part of y_{dg} . c) Real part and d) imaginary part of y_{dd} .

equivalent circuit discussed previously, as well as the contact resistances.^[168]

To obtain information on internal physical mechanisms in fabricated devices for a given intrinsic model parameter to

be validated for a correct description of the GFET RF performance, de-embedding techniques should be applied to remove the effect of the parasitic network. This can be done by characterizing dummy test structures developed ad hoc, which are




Figure 16. a) Typical topology of the small-signal equivalent circuit for an RF GFET. b) Parameters of the equivalent circuit for describing the experimental GFET reported in ref. [119]. c) S-parameter measurements (circles) and simulations (lines) for the applied bias $V_{GS,e} = 0.2$ V and $V_{DS,e} = 1$ V. d) RF performance of the experimental GFET. Measured (symbols) and simulated (solid line) small-signal current gain ($|h_{21}|$) and Mason's invariant (U) plotted versus frequency. a–d) Reproduced with permission.^[119] Copyright 2017, IEEE.

usually fabricated on the same wafer as the device under test. The common de-embedding procedure involves measuring the S-parameters of “open,” “short,” and “thru” test structures and applying a mathematical procedure to subtract the effect of certain elements of the parasitic network. Therefore, the small-signal parameters of the intrinsic FET can be isolated from the de-embedded S-parameters. However, the contact resistances, R_s and R_d , cannot be de-embedded in Schottky-like transistors such as 2DM-based FETs; therefore, the parasitic resistances extracted by this method are R_{sa} and R_{da} (cf. Figure 16a). As a result, R_s and R_d should be extracted separately, for example, using the transfer length method technique or an adapted Y-function-based method.^[169] The first one involves the fabrication and characterization of back-gated devices with different channel lengths whereas the second one is a more general approach because it can be applied to individual devices regardless the gate architecture. Once the values of R_s and R_d are known, their impact can be removed from the dynamic characteristics by following a matrix algebra process as shown elsewhere.^[168]

The outer parasitic capacitances (parasitic inductances) in Figure 16a, namely C_{gsp1} , C_{gdp1} , and C_{dsp1} (L_{ga} , L_{da} , and L_{sa}), correspond to the electrostatic couplings (magnetic inductances) of the access layout pads. These capacitive (inductive) effects are related to the “open” (“short”) test structure; hence, their values can be directly measured and/or removed from the device using the de-embedding method. In contrast, a special dedicated “open-pad-dummy” (also called “mute”) structure^[112,170,171] with identical layout as the active device, including the gate fingers, is required to extract and/or remove the inner parasitic capacitances, C_{gsp2} , C_{gdp2} , and C_{dsp2} . These parameters are associated to the electrostatic couplings between gate-to-source and gate-to-drain metal interconnect fingers (also identified as extrinsic fringing capacitances) and finger overlaps capacitance effects owing to gates wider than the channel as well as to a spurious coupling between feed and connecting lines in a finger layout. Notably, for practical purposes, for example, the design of a functional GFET-based RF circuit, the unavoidable inner parasitics should be considered. In addition to the experimental characterization via the HF admittance parameters of the test structures,^[112,170,171] the C_{xpp2} values have been obtained in the literature using numerical device simulations (of the dummy structure)^[172–174] as well as with compact model fitting for a correct description of measurements.^[24,119,175,176] Models embracing these parasitics in GFETs are still missing in the literature. A possible approach for the correct description of effects embraced by C_{xpp2} is the conformal mapping technique,^[177] accounting for the fringing fields and the solution of the parallel plate capacitances within the layout as suggested in studies of other FET technologies.^[161,178,179]

Figure 16b shows the intrinsic small-signal parameters (blue color), parasitic network parameters (black color), and contact resistances (red color) describing the experimental GFET reported elsewhere.^[119] The de-embedding procedure described in refs. [167, 170, 180] involving “open” test structures, has been implemented to eliminate the contribution of the parasitic network. From the de-embedded S-parameters, the intrinsic elements have been obtained

through the extraction methodology proposed in ref. [119]. As a novelty, the method considers R_s and R_d as a part of the (augmented) intrinsic GFET model; therefore, they can be extracted on equal footing with the rest of small-signal intrinsic parameters. Measured and modeled S-parameters at $V_{GS} = 0.2$ V and $V_{DS} = 1$ V plotted together in Figure 16c are in good agreement. In addition, Figure 16d shows the experimental extrinsic current gain ($|h_{21}|$) and extrinsic Mason’s invariant (U), both obtained from the S-parameters measurements shown in Figure 16c, compared to the simulated ones obtained from the small-signal model (Figure 16a,b).

5. Noise Analysis

Graphene-based FETs have proven to be excellent contestants for forthcoming RF applications owing to graphene’s exceptional characteristics that can ensure high speed performance.^[181] In such circuits, noise can either be in the form of LFN below the corner frequency f_c or high-frequency noise (HFN) above the aforementioned frequency; thus, it is a crucial figure of merit.^[161] LFN can deteriorate the performance of RF circuits by being up-converted to phase noise^[182–185] and it can downgrade the sensitivity of chemical–biological sensors^[186,187] or optoelectronic devices.^[188] Conversely, HFN can be very critical for the sensitivity of an RF system and the signal-to-noise ratio at the RF regime.^[189] Thus, both LFN and HFN should be investigated thoroughly and modeled correctly.

There are three major mechanisms responsible for the generation of LFN in transistors: i) carrier number fluctuation effect (ΔN),^[190–193] ii) mobility fluctuation effect ($\Delta\mu$),^[194] and iii) contact resistance contribution (ΔR).^[161] ($\Delta\mu$ $k_B T \Delta N$ is formed by trapping/detrapping mechanism near the oxide interface. Each individual carrier that gets captured and then released by an active trap within a few $k_B T$ from the Fermi level creates random telegraph noise (RTN),^[191] which demonstrates Lorentzian shape in frequency domain. Although experimental RTN has not been observed in GFETs, which could be because of the large area of the devices under test, the superposition of the Lorentzian spectra results in $1/f$ noise in longer-gated channels, where the number of slow near-interfacial and border traps is adequate, if the distribution of their time constants is uniform on the logarithmic axis.^[190,191]

Moreover, a thermally activated process is assumed for the trapping/detrapping mechanism for ΔN $1/f$ noise, where the time constants follow a non-radiative multiphonon model.^[190,191]

Fluctuations of the carrier mobility are responsible for the generation of $\Delta\mu$ model, which is described by the empirical Hooge expression, and contact resistance can also contribute to LFN (ΔR).^[161]

Regarding CMOS processes, a number of analytical models are available in the literature, which mostly refer to the ΔN effect and consider a uniform channel. They are valid only in the linear region of operation and result in a squared transconductance-to-current ratio (g_m/I_{DS})² trend of normalized output noise (S_{ID}/I_{DS}^2). Several recent works have indicated the same mechanisms (ΔN , $\Delta\mu$, ΔR) responsible for the genesis of $1/f$ noise in GFETs.^[64,195–203] Moreover, ΔN prevails as the number of graphene layers reduce, whereas $\Delta\mu$ is dominant in multilayer

devices.^[198] The same studies depict an M-shape dependence of normalized $1/f$ noise data versus effective gate voltage ($V_{\text{Geff}} = V_{\text{G(BS)}} - V_{\text{G(B)0}}$). Although most of the $1/f$ noise models in GFETs are derived based on the simplified approach of uniform channel mentioned before,^[196–201] we recently proposed a complete physics-based compact model,^[64,202] which accounts for all the non-homogeneities as well as velocity saturation effect, that can affect $1/f$ noise in GFETs (Section 5.1). Additionally, a complete $1/f$ noise parameters extraction procedure has been introduced.^[64,203] The model gives accurate results capturing both the M-shape dependence and the reduction of $1/f$ noise at high electric fields owing to the velocity saturation mechanism^[64,203] when validated with data from fabricated devices.^[63] The aforementioned experiments present a slightly ideal $1/f$ behavior (cf. Figure 4 in ref. [64]).

Moreover, the study of variability issues in currently immature GFET technologies is very critical for the transition to large-scale wafer fabrication and eventually to massive applications production. $1/f$ noise statistical deviation is a significant variable and it should be investigated thoroughly. Although LFN variance has been adequately researched in CMOS devices following empirical,^[204] simplified,^[205] or complete approaches,^[206] there is a lack of studies regarding GFETs. Recently, we designed a complete physics-based compact model^[207] describing the bias dependence of the $1/f$ noise variance in GFETs accurately when compared to experimental data (Section 5.1).^[208]

For HFN modeling in GFETs, very few studies have been reported. They are mainly based on simple long-channel approaches, straightforwardly adapted from CMOS, and neither do they focus on the bias dependence of noise, nor do they consider the degenerate nature of graphene.^[175,209–211] Thus, we developed a novel physics-based compact model that accurately describes HFN drain current spectral density (S_{ID}) for various operating conditions including the derivations in the velocity saturation effect and graphene's degeneracy (Section 5.2).^[212] Two short channel GFETs have been measured^[63] in HF range to extract intrinsic S_{ID} after appropriate de-embedding as well as R_{g} and R_{c} elimination procedures. The experimental data precisely validate the proposed model for a wide V_{GS} span without using any fitting parameters and S_{ID} increases toward higher-carrier densities until it saturates, similarly to MOSFETs.^[213] The model is also derived for the non-degenerate case, where a significant overestimation of measurements is revealed, indicating that the degenerate nature of graphene significantly reduces HFN. In addition, noise excess factor γ , a crucial figure of merit of noise performance in RF circuits,^[214] is first examined in GFETs and presented in ref. [212].

In general, the noise models presented in Section 5 are extracted based on a methodology of dividing the device channel in very small slices where each one of them is a local noise source; all these local noise sources are considered uncorrelated and thus the integration of the local power spectral densities from source to drain results in the total channel noise.^[64,189,202,203,207] Thereafter, the final compact expressions are obtained considering the chemical potential-based I - V model proposed in Equations (1)–(11) of Section 2.1. All the models are implemented in Verilog-A; thus, they can be easily integrated in circuit simulators.




Figure 17. a) Drain current noise divided by squared drain current $S_{\text{ID}} f / I_{\text{DS}}^2$, referred to 1 Hz, versus gate voltage overdrive $V_{\text{Geff}} = V_{\text{G}} - V_{\text{G0}}$ at low $V_{\text{DS}} = 60$ mV in left subplot and high $V_{\text{DS}} = 0.3$ V in right subplot for a $W/L = 12 \mu\text{m}/100 \text{ nm}$ GFET. Data are shown with markers whereas different noise contributors are depicted with solid, dashed, and dotted lines as well as with different colors. b) Normalized $1/f$ noise $WL S_{\text{ID}} f / I_{\text{DS}}^2$ versus V_{Geff} , for a $100 \mu\text{m}/100 \mu\text{m}$ GFET at $V_{\text{DS}} = 50$ mV. Measured noise from all available samples: star markers, mean and ± 2 -sigma deviation model: lines. (mean data and model: black, $+2$ -sigma deviation data and model: purple, -2 -sigma deviation data and model: green). Inset illustrates the variance of normalized $1/f$ noise $\text{Var}[WL S_{\text{ID}} f / I_{\text{DS}}^2]$ versus V_{Geff} , for the same GFET. Markers: data, solid lines: total model, dashed lines: individual contributions (ΔN , $\Delta \mu$). a) Reproduced with permission.^[64] Copyright 2019, ACS. b) Reproduced with permission.^[207] Copyright 2020, Royal Society of Chemistry.

5.1. Low-Frequency Noise Model

The proposed $1/f$ noise model's compact expressions are presented in Equations (S1)–(S5), Supporting Information.^[64,202] The precise performance of the model is verified in Figure 17a, where normalized $1/f$ noise $S_{\text{ID}} f / I_{\text{DS}}^2$ is shown versus V_{Geff} for a $W/L = 12 \mu\text{m}/100 \text{ nm}$ short-channel GFET with round markers representing the measurements and lines the different contributors of the model. More specifically, ΔN and $\Delta \mu$ effects are illustrated with solid lines and they are calculated by the subtraction of long-channel terms, $\Delta N A$ and $\Delta \mu A$ (dashed lines),^[202] with the velocity saturation related terms, $\Delta N B$ and $\Delta \mu B$ (dotted lines), respectively.^[64] ΔN terms are denoted in red, $\Delta \mu$ are denoted in blue, and ΔR are denoted in green. Evidently, ΔN is responsible for the M-shape whereas $\Delta \mu$ presents a Λ -shape and contributes near CNP. In the left subplot, the low $V_{\text{DS}} = 60$ mV regime is depicted and it is clear that the long-channel terms are dominant there, whereas the velocity

saturation related ones are negligible owing to the low electric field value. On the contrary, the higher $V_{DS} = 0.3$ V region shown in the right subplot confirms that as the electric field is heightened, velocity saturation effect becomes significant; thus, ΔN and $\Delta\mu$ mechanisms and consequently total $1/f$ noise are reduced. The experimental data confirm the above theoretical findings, which are of outstanding significance because the unavoidable usage of high-speed short-channel devices in graphene RF circuits makes it vital to model their LFN.

Regarding the $1/f$ noise variance model, Equations (S6)–(S10), Supporting Information, are derived and presented.^[207] $WLS_{ID} f / I_{DS}^2$ $1/f$ noise versus $V_{G_{EFF}}$ for a long-channel solution-gated $W/L = 100 \mu\text{m}/100 \mu\text{m}$ GFET is shown in Figure 17b. Mean $1/f$ noise data are depicted with black markers whereas the solid lines, accounting for the mean $1/f$ noise model, fit these data precisely. $1/f$ noise data from all the samples are shown with small red markers. For the validation of $1/f$ noise statistical model,^[207] $\pm 2\sigma$ standard deviation of normalized $1/f$ noise are also presented both for the model and experimental data with purple ($+2\sigma$) and green (-2σ) solid lines and markers, respectively. The proposed statistical $1/f$ noise model captures the dispersion of the data and its bias dependence accurately,^[207] and the general picture reveals the consistency between the mean value and variance $1/f$ noise models. The inset of Figure 17b shows the variance of normalized $1/f$ noise $\text{Var} [WLS_{ID} f / I_{DS}^2]$ versus $V_{G_{EFF}}$ for the same GFET, where the agreement of the total model (solid lines) versus data (markers) is consistent. Notably, the variance contributions, ΔN and $\Delta\mu$, shown with dashed and dotted lines, respectively, behave similarly as in the mean value $1/f$ noise case. Therefore, the ΔN model provides an M-shape to $1/f$ noise variance as it did for its mean value, whereas the $\Delta\mu$ model follows a Λ -shape, contributing to $1/f$ noise variance mainly at CNP, as it was the case for mean value $1/f$ noise.^[207] Another important observation is that $1/f$ noise statistical dispersion in GFETs is not related with I – V quantities but it is caused by the deviations of the physical parameters of ΔN and $\Delta\mu$ mechanisms, which are the number of traps, n_{tr} , and the Hooge parameter, α_{H1} , respectively.^[207]

5.2. High-Frequency Noise Model

The HFN S_{ID} , model is accurately defined in Equations (S11)–(S14), Supporting Information.^[212] Contrary to the LFN, where velocity saturation effect has been shown to decrease noise under high electric field conditions (cf. Figure 17a), it has an opposite additive effect on HFN.^[209] HFN measurements have been conducted at $f = 1$ GHz, which forces the GFETs under test to operate at the QS regime as their extrinsic f_T is higher than $f = 1$ GHz.^[63] Therefore, S_{ID} is frequency-independent under such operating conditions and the attention is concentrated on its bias-dependence. Figure 18a presents intrinsic measured S_{ID} versus V_{GS} at $V_{DS} = 0.5$ V for a $W/L = 24 \mu\text{m}/200$ nm (EG5) GFET in the left and a $W/L = 24 \mu\text{m}/300$ nm (EG8) one in the right subplot, respectively, with markers, whereas the complete model is depicted with solid lines. V_{GS} extends from high p- to high n-type carrier densities' area but the maximum g_m , recorded in the p-type regime,^[211,212] leads the attention to this specific region. Owing to the direct relation of g_m with S_{ID} ,^[212] the latter




Figure 18. a) Channel thermal noise, S_{ID} , at 1 GHz versus V_{GS} and b) noise excess factor γ versus I_{DS} for short channel GFETs with $W = 24 \mu\text{m}$ and $L = 200$ nm (EG5-left subplots), $L = 300$ nm (EG8-right subplots), respectively at $V_{DS} = 0.5$ V. markers: measured, solid lines: model, dashed lines: non-degenerate model in (a) and long channel model in (b). a,b) Reproduced with permission.^[212] Copyright 2021, IEEE.

is also higher there; thus, the model, which presents a symmetric behavior, accurately follows the experiments in the p-type regime. Non-degenerate models are also demonstrated with dashed lines for both devices and they overestimate the experiments almost one order of magnitude, indicating that using HFN CMOS models in GFETs is not accurate. As mentioned earlier, excess noise factor, γ , is first examined thoroughly in GFETs in ref. [212]. Figure 18b illustrated both experimental (markers) and simulated (lines) γ for EG5 in the left and EG8 in the right subplot, respectively, at $V_{DS} = 0.5$ V versus I_{DS} , which is now confined in the p-type region where the specific study is focused, as detailed earlier. The validation of the model with the measurements is reliable. A long-channel case is also shown with dashed lines after ignoring the velocity saturation effect, which results in a quite significant underestimation of γ . In addition to S_{ID} , which dominates above corner frequency f_c , the potential fluctuations within the channel are coupled with the gate through gate oxide capacitance resulting in induced gate noise, S_{IG} , and its correlation with channel noise S_{IGID} , both important at frequencies close or above f_T at NQS regime.^[161,189] These two terms increase with frequency because S_{IG} is proportional to f^2 whereas S_{IGID} is proportional to f . Although there are some simple long-channel approaches to model the above two contributions, they are not valid in the NQS region of operation. Currently, our model predicts a frequency independent S_{ID} (white noise) that is valid for frequencies sufficiently below f_T , whereas S_{IG} and S_{IGID}

have a very small effect there. The characterization and compact modeling of S_{IG} and S_{IGID} are of critical importance for HFN at higher frequencies; this task is an ongoing research.

6. Conclusions

We have provided an updated report on the progress made toward the development of a modular compact modeling technology allowing DC, transient, AC, and noise analysis of arbitrary GFET-based circuits. The models have a strong physical basis and consider some non-idealities that have proven to impact in static and/or dynamic operation. The non-idealities include extrinsic-, short-channel-, trapping/detrapping-, self-heating-, and NQS-effects. The models have been validated against experimental results for the relevant operating conditions up to frequencies of some tens of GHz. We estimate that the presented modeling technology's readiness level (TRL) is four (validation in laboratory environment). To push the technology toward higher TRLs, more efforts are needed in different directions. First, there are some relevant physics discussed along the manuscript that deserve further modeling and/or experimental validation, such as: 1) trapping/detrapping mechanisms under dynamic operation, 2) SHE at frequencies below and close to the thermal frequency, 3) NQS effects at frequencies near and beyond the cut-off frequency, and 4) HFN including the gate-induced noise and its correlation with channel noise at frequencies close or beyond the cut-off frequency in the NQS regime. Second, moving to higher TRLs requires the successful application of state-of-the-art modeling technology to ICs working in a relevant/operational environment toward the improvement and strengthening of the GFET technology by a constant feedback between fabrication technology groups, modeling groups, and circuit designers. That requires a more systematic characterization of RF building blocks such as frequency multipliers, mixers, and low-noise amplifiers, to mention a few. This would allow the full demonstration of the consistency between simulation and experiment for the relevant operation conditions. Finally, statistical variability in device characteristics is an important aspect that should be addressed in future investigations, which is critical for the transition to the large-scale wafer fabrication and eventually to massive applications production.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

This work has received funding from the European Union's Horizon 2020 Research and Innovation Programme under Grant Agreement No. GrapheneCore3 881603. It has also received partial funding from the Spanish Government under the project RTI2018-097876-B-C21 (MCIU/AEI/FEDER, UE) and partial funding from the European Union Regional Development Fund within the framework of the ERDF Operational Program of Catalonia 2014–2020 with the support of the Departament de Recerca i Universitat, with a grant of 50% of total cost eligible. GraphCAT project reference: 001-P-001702.

Conflict of Interest

The authors declare no conflict of interest.

Keywords

2D materials, compact modeling, graphene, hybrid integrated circuits, monolithic integrated circuits, radio-frequency, transistors

Received: February 21, 2022

Revised: April 26, 2022

Published online:


- [1] M. Saeed, P. Palacios, M.-D. Wei, E. Baskent, C. Fan, B. Uzlu, K. Wang, A. Hemmetter, Z. Wang, D. Neumaier, M. C. Lemme, R. Negra, *Adv. Mater.* **2021**, 2108473.
- [2] S. K. Hong, C. S. Kim, W. S. Hwang, B. J. Cho, *ACS Nano* **2016**, *10*, 7142.
- [3] Y.-M. Lin, A. Valdes-Garcia, S.-J. Han, D. B. Farmer, I. Meric, Y. Sun, Y. Wu, C. Dimitrakopoulos, A. Grill, P. Avouris, K. A. Jenkins, *Science* **2011**, *332*, 1294.
- [4] W. Wei, E. Pallecchi, S. Haque, S. Borini, V. Avramovic, A. Centeno, Z. Amaia, H. Happy, *Nanoscale* **2016**, *8*, 14097.
- [5] M. Meister, A. Braun, B. Hünsing, U. Schmoch, T. Reiss, **2017**, 547, https://graphene-flagship.eu/media/8d8b608417ad020/d15-1_tir_jan2017.pdf.
- [6] P. Avouris, C. Dimitrakopoulos, *Mater. Today* **2012**, *15*, 86.
- [7] J. G. Champlain, *J. Appl. Phys.* **2011**, *109*, 084515.
- [8] G. M. Landauer, D. Jiménez, J. L. González, *IEEE Trans. Nanotechnol.* **2014**, *13*, 895.
- [9] P. C. Feijoo, D. Jiménez, X. Cartoixà, *2D Mater.* **2016**, *3*, 025036.
- [10] D. Jiménez, *IEEE Trans. Electron Devices* **2011**, *58*, 4377.
- [11] F. Pasadas, D. Jiménez, *IEEE Trans. Electron Devices* **2016**, *63*, 2936.
- [12] F. Rana, P. A. George, J. H. Strait, J. Dawlaty, S. Shivaraman, M. Chandrashekar, M. G. Spencer, *Phys. Rev. B* **2009**, *79*, 115447.
- [13] F. Rana, *Phys. Rev. B* **2007**, *76*, 155431.
- [14] J. M. Dawlaty, S. Shivaraman, M. Chandrashekar, F. Rana, M. G. Spencer, *Appl. Phys. Lett.* **2008**, *92*, 042116.
- [15] W. Zhu, V. Perebeinos, M. Freitag, P. Avouris, *Phys. Rev. B* **2009**, *80*, 235402.
- [16] R. Saito, G. Dresselhaus, M. Dresselhaus, *Physical Properties of Carbon Nanotubes*, World Scientific Publishing Co., Inc., Singapore **1998**.
- [17] A. B. Kuzmenko, I. Crassee, D. van der Marel, P. Blake, K. S. Novoselov, *Phys. Rev. B* **2009**, *80*, 165406.
- [18] K. N. Parrish, M. E. Ramón, S. K. Banerjee, D. Akinwande, in *Proc. of SISPAD*, **2012**, pp. 75–78, <http://in4.iue.tuwien.ac.at/pdfs/sispad2012/4-4.pdf>.
- [19] J. D. J. Deng, H.-S. P. Wong, *IEEE Trans. Electron Devices* **2007**, *54*, 3186.
- [20] K. I. Bolotin, K. J. Sikes, Z. Jiang, M. Klima, G. Fudenberg, J. Hone, P. Kim, H. L. Stormer, *Solid State Commun.* **2008**, *146*, 351.
- [21] S. Adam, E. H. Hwang, V. M. Galitski, S. D. Sarma, *Proc. Natl. Acad. Sci. USA* **2007**, *104*, 18392.
- [22] J. H. Gosling, O. Makarovskiy, F. Wang, N. D. Cottam, M. T. Greenaway, A. Patané, R. D. Wildman, C. J. Tuck, L. Turyanska, T. M. Fromhold, *Commun. Phys.* **2021**, *4*, 30.
- [23] V. E. E. Dorgan, M.-H. Bae, E. Pop, *Appl. Phys. Lett.* **2010**, *97*, 082112.
- [24] P. C. Feijoo, F. Pasadas, M. Bonmann, M. Asad, X. Yang, A. Generalov, A. Vorobiev, L. Banszerus, C. Stampfer, M. Otto, D. Neumaier, J. Stake, D. Jiménez, *Nanoscale Adv.* **2020**, *2*, 4179.
- [25] J. Chauhan, J. Guo, *Appl. Phys. Lett.* **2009**, *95*, 023120.
- [26] Y. Y. Illarionov, T. Knobloch, M. Jech, M. Lanza, D. Akinwande, M. I. Vexler, T. Mueller, M. C. Lemme, G. Fiori, F. Schwierz, T. Grasser, *Nat. Commun.* **2020**, *11*, 3385.

- [27] A. A. Sagade, D. Neumaier, D. Schall, M. Otto, A. Pesquera, A. Centeno, A. Z. Elorza, H. Kurz, *Nanoscale* **2015**, *7*, 3558.
- [28] Y. J. Kim, Y. G. Lee, U. Jung, S. Lee, S. K. Lee, B. H. Lee, *Nanoscale* **2015**, *7*, 4013.
- [29] H. Wang, T. Taychatanapat, A. Hsu, K. Watanabe, T. Taniguchi, P. Jarillo-Herrero, T. Palacios, *IEEE Electron Device Lett.* **2011**, *32*, 1209.
- [30] M. A. Stolyarov, G. Liu, S. L. Rumyantsev, M. Shur, A. A. Balandin, *Appl. Phys. Lett.* **2015**, *107*, 023106.
- [31] M. Jenkins, D. Z. Austin, J. F. Conley, J. Fan, C. H. de Groot, L. Jiang, Y. Fan, R. Ali, G. Ghosh, M. Orlowski, S. W. King, *ECS J. Solid State Sci. Technol.* **2019**, *8*, N159.
- [32] E. A. Carrion, A. Y. Serov, S. Islam, A. Behnam, A. Malik, F. Xiong, M. Bianchi, R. Sordan, E. Pop, *IEEE Trans. Electron Devices* **2014**, *61*, 1583.
- [33] D. C. Mao, S. Q. Wang, S. A. Peng, D. Y. Zhang, J. Y. Shi, X. N. Huang, M. Asif, Z. Jin, *J. Mater. Sci.: Mater. Electron.* **2016**, *27*, 9847.
- [34] M. Bonmann, A. Vorobiev, J. Stake, O. Engström, *J. Vac. Sci. Technol., B: Nanotechnol. Microelectron.: Mater., Process., Meas., Phenom.* **2017**, *35*, 01A115.
- [35] A. Pacheco-Sanchez, N. Mavredakis, P. C. Feijoo, W. Wei, E. Pallecchi, H. Happy, D. Jiménez, *IEEE Trans. Electron Devices* **2020**, *67*, 5790.
- [36] D. Akinwande, C. Huyghebaert, C. H. Wang, M. I. Serna, S. Goossens, L. J. Li, H. S. P. Wong, F. H. L. Koppens, *Nature* **2019**, *573*, 507.
- [37] M. Bonmann, *Ph.D. Thesis*, Chalmers University of Technology, Gothenburg, Sweden **2019**.
- [38] G. Ribes, J. Mitard, M. Denais, S. Bruyere, F. Monsieur, C. Parthasarathy, E. Vincent, G. Ghibaudo, *IEEE Trans. Device Mater. Reliab.* **2005**, *5*, 5.
- [39] M. Haferlach, A. Pacheco, P. Sakalas, M. Alexandru, S. Hermann, T. Nardmann, M. Schröter, M. Claus, *IEEE Trans. Nanotechnol.* **2016**, *15*, 619.
- [40] C. R. Dean, A. F. Young, I. Meric, C. Lee, L. Wang, S. Sorgenfrei, K. Watanabe, T. Taniguchi, P. Kim, K. L. Shepard, J. Hone, *Nat. Nanotechnol.* **2010**, *5*, 722.
- [41] I. Meric, C. R. Dean, N. Petrone, L. Wang, J. Hone, P. Kim, K. L. Shepard, *Proc. IEEE* **2013**, *101*, 1609.
- [42] M. Osada, T. Sasaki, *APL Mater.* **2019**, *7*, 120902.
- [43] A. Laturia, M. L. Van de Put, W. G. Vandenberghe, *npj 2D Mater. Appl.* **2018**, *2*, 6.
- [44] I. Meric, C. R. Dean, S. J. Han, L. Wang, K. A. Jenkins, J. Hone, K. L. Shepard, in 2011 Int. Electron Devices Meeting, IEEE, Piscataway, NJ, USA **2011**, <https://doi.org/10.1109/IEDM.2011.6131472>.
- [45] C. Benz, M. Thürmer, F. Wu, Z. B. Aziza, J. Mohrmann, H. V. Löhneysen, K. Watanabe, T. Taniguchi, R. Danneau, *Appl. Phys. Lett.* **2013**, *102*, 033505.
- [46] Z. Guo, R. Dong, P. S. Chakraborty, N. Lourenco, J. Palmer, Y. Hu, M. Ruan, J. Hankinson, J. Kunc, J. D. Cressler, C. Berger, W. A. De Heer, *Nano Lett.* **2013**, *13*, 942.
- [47] C. Yu, Z. Z. He, Q. B. Liu, X. B. Song, P. Xu, T. T. Han, J. Li, Z. H. Feng, S. J. Cai, *IEEE Electron Device Lett.* **2016**, *37*, 684.
- [48] Y. Wu, X. Zou, M. Sun, Z. Cao, X. Wang, S. Huo, J. Zhou, Y. Yang, X. Yu, Y. Kong, G. Yu, L. Liao, T. Chen, *ACS Appl. Mater. Interfaces* **2016**, *8*, 25645.
- [49] C. Yu, Z. Z. He, X. B. Song, Q. B. Liu, T. T. Han, S. B. Dun, J. J. Wang, C. J. Zhou, J. C. Guo, Y. J. Lv, Z. H. Feng, S. J. Cai, *IEEE Electron Device Lett.* **2017**, *38*, 1339.
- [50] E. Guerriero, P. Pedrinazzi, A. Mansouri, O. Habibpour, M. Winters, N. Rorsman, A. Behnam, E. A. Carrion, A. Pesquera, A. Centeno, A. Zurutuza, E. Pop, H. Zirath, R. Sordan, *Sci. Rep.* **2017**, *7*, 2419.
- [51] M. Bonmann, M. Asad, X. Yang, A. Generalov, A. Vorobiev, L. Banszerus, C. Stampfer, M. Otto, D. Neumaier, J. Stake, *IEEE Electron Device Lett.* **2019**, *40*, 131.
- [52] W. Wei, F. Dalal, S. Fregonese, W. Strupinski, E. Pallecchi, H. Happy, in 2020 IEEE Latin America Electron Devices Conf. (LAEDC), IEEE, Piscataway, NJ, USA **2020**, <https://doi.org/10.1109/LAEDC49063.2020.9073546>.
- [53] A. R. Cadore, E. Mania, K. Watanabe, T. Taniguchi, R. G. Lacerda, L. C. Campos, *Appl. Phys. Lett.* **2016**, *108*, 233101.
- [54] J. Nathawat, M. Zhao, C. P. Kwan, S. Yin, N. Arabchigavkani, M. Randle, H. Ramamoorthy, G. He, R. Somphonsane, N. Matsumoto, K. Sakanashi, M. Kida, N. Aoki, Z. Jin, Y. Kim, G. H. Kim, K. Watanabe, T. Taniguchi, J. P. Bird, *ACS Omega* **2019**, *4*, 4082.
- [55] E. A. Quezada-Lopez, F. Joucken, H. Chen, A. Lara, J. L. Davenport, K. Hellier, T. Taniguchi, K. Watanabe, S. Carter, A. P. Ramirez, J. Velasco, *J. Appl. Phys.* **2020**, *127*, 044303.
- [56] C. Mukherjee, S. Fregonese, T. Zimmer, C. Maneux, H. Happy, D. Mele, in 2014 44th European Solid-State Device Research Conf., IEEE, Piscataway, NJ, USA **2014**, pp. 305–308.
- [57] A. Tries, N. Richter, Z. Chen, A. Narita, K. Müllen, H. I. Wang, M. Bonn, M. Klauß, *Phys. Chem. Chem. Phys.* **2020**, *22*, 5667.
- [58] S. Frégonèse, N. Meng, H.-N. N. Nguyen, C. Majek, C. Maneux, H. Happy, T. Zimmer, *Solid-State Electron.* **2012**, *73*, 27.
- [59] E. Pop, *Nano Res.* **2010**, *3*, 147.
- [60] S. Islam, Z. Li, V. E. Dorgan, M. H. Bae, E. Pop, *IEEE Electron Device Lett.* **2013**, *34*, 166.
- [61] M. H. Bae, S. Islam, V. E. Dorgan, E. Pop, *ACS Nano* **2011**, *5*, 7936.
- [62] H.-Y. Y. Chiu, V. Perebeinos, Y.-M. M. Lin, P. Avouris, *Nano Lett.* **2010**, *10*, 4634.
- [63] W. Wei, X. Zhou, G. Deokar, H. Kim, M. Belhaj, E. Galopin, E. Pallecchi, D. Vignaud, H. Happy, *IEEE Trans. Electron Devices* **2015**, *62*, 2769.
- [64] N. Mavredakis, W. Wei, E. Pallecchi, D. Vignaud, H. Happy, R. G. Cortadella, A. B. Calia, J. A. Garrido, D. Jiménez, *Appl. Electron. Mater.* **2019**, *1*, 2626.
- [65] S. V. Suryavanshi, E. Pop, *J. Appl. Phys.* **2016**, *120*, 224503.
- [66] M. Bonmann, M. Krivic, X. Yang, A. Vorobiev, L. Banszerus, C. Stampfer, M. Otto, D. Neumaier, J. Stake, *IEEE Trans. Electron Devices* **2020**, *67*, 1277.
- [67] M. Freitag, M. Steiner, Y. Martin, V. Perebeinos, Z. Chen, J. C. Tsang, P. Avouris, *Nano Lett.* **2009**, *9*, 1883.
- [68] S. O. Koswatta, A. Valdes-Garcia, M. B. Steiner, Y.-M. Lin, P. Avouris, *IEEE Trans. Microwave Theory Tech.* **2011**, *59*, 2739.
- [69] S. Weingart, C. Bock, U. Kunze, F. Speck, T. Seyller, L. Ley, *Appl. Phys. Lett.* **2009**, *95*, 262101.
- [70] W.-K. Tse, E. H. Hwang, S. D. Sarma, *Appl. Phys. Lett.* **2008**, *93*, 023128.
- [71] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva, A. A. Firsov, *Science* **2004**, *306*, 666.
- [72] Y. M. Lin, C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H. Y. Chiu, A. Grill, P. Avouris, *Science* **2010**, *327*, 662.
- [73] K. Nagashio, T. Nishimura, K. Kita, A. Toriumi, in IEEE Int. Electron Devices Meeting (IEDM), IEEE, Piscataway, NJ, USA **2009**, <https://doi.org/10.1109/IEDM.2009.5424297>.
- [74] A. Venugopal, L. Colombo, E. M. Vogel, *Appl. Phys. Lett.* **2010**, *96*, 013512.
- [75] F. Urban, G. Lupina, A. Grillo, N. Martucciello, A. Di Bartolomeo, *Nano Express* **2020**, *1*, 010001.
- [76] F. Driussi, S. Venica, A. Gahoi, S. Kataria, M. C. Lemme, P. Palestri, *IEEE Trans. Semicond. Manuf.* **2020**, *33*, 210.
- [77] A. Gahoi, S. Kataria, F. Driussi, S. Venica, H. Pandey, D. Esseni, L. Selmi, M. C. Lemme, *Adv. Electron. Mater.* **2020**, *6*, 2000386.
- [78] B. Wang, M. W. Malik, Y. Yan, V. Kilchyska, Y. Zeng, D. Flandre, J.-P. Raskin, *IEEE Trans. Electron Devices* **2021**, *68*, 892.

- [79] M. Zhu, J. Wu, Z. Du, S. Tsang, E. H. T. Teo, *J. Appl. Phys.* **2018**, 124, 215302.
- [80] S. Peng, Z. Jin, D. Zhang, J. Shi, J. Niu, C. Zhu, Y. Zhang, G. Yu, *Adv. Eng. Mater.* **2021**, 24, 2100935.
- [81] M. Asad, M. Bonmann, X. Yang, A. Vorobiev, K. Jeppson, L. Banszerus, M. Otto, C. Stampfer, D. Neumaier, J. Stake, *IEEE J. Electron Devices Soc.* **2020**, 8, 457.
- [82] F. Schwierz, *Proc. IEEE* **2013**, 101, 1567.
- [83] L. Anzi, A. Mansouri, P. Pedrinazzi, E. Guerriero, M. Fiocco, A. Pesquera, A. Centeno, A. Zurutuza, A. Behnam, E. A. Carrion, E. Pop, R. Sordan, *2D Mater.* **2018**, 5, 025014.
- [84] A. Gahoi, S. Wagner, A. Bablich, S. Kataria, V. Passi, M. C. Lemme, *Solid-State Electron.* **2016**, 125, 234.
- [85] T. Chu, Z. Chen, *ACS Nano* **2014**, 8, 3584.
- [86] W. S. Leong, H. Gong, J. T. L. Thong, *ACS Nano* **2014**, 8, 994.
- [87] T. Cusati, G. Fiori, A. Gahoi, V. Passi, M. C. Lemme, A. Fortunelli, G. Iannaccone, *Sci. Rep.* **2017**, 7, 5109.
- [88] Y. Zhang, X. P. Qu, *AIP Adv.* **2019**, 9, 055221.
- [89] M. König, G. Ruhl, A. Gahoi, S. Wittmann, T. Preis, J. M. Batke, I. Costina, M. C. Lemme, *IEEE J. Electron Devices Soc.* **2019**, 7, 219.
- [90] A. Quellmalz, A. D. Smith, K. Elgammal, X. Fan, A. Delin, M. Östling, M. Lemme, K. B. Gylfason, F. Niklaus, *ACS Appl. Mater. Interfaces* **2018**, 10, 41738.
- [91] B. Kretz, C. S. Pedersen, D. Stradi, M. Brandbyge, A. Garcia-Lekue, *Phys. Rev. Appl.* **2018**, 10, 024016.
- [92] H. Liu, H. Kondo, T. Ohno, *Phys. Rev. B: Condens. Matter Mater. Phys.* **2012**, 86, 155434.
- [93] Z. Chen, J. Appenzeller, in *2009 Symp. on VLSI Technology*, IEEE, Piscataway, NJ, USA **2009**, pp. 128–129.
- [94] F. Giubileo, A. Di Bartolomeo, *Prog. Surf. Sci.* **2017**, 92, 143.
- [95] F. A. Chaves, D. Jiménez, A. A. Sagade, W. Kim, J. Riikonen, H. Lipsanen, D. Neumaier, *2D Mater.* **2015**, 2, 025006.
- [96] F. A. Chaves, D. Jiménez, A. W. Cummings, S. Roche, *J. Appl. Phys.* **2014**, 115, 164513.
- [97] P. A. Khomyakov, G. Giovannetti, P. C. Rusu, G. Brocks, J. Van Den Brink, P. J. Kelly, *Phys. Rev. B: Condens. Matter Mater. Phys.* **2009**, 79, 195425.
- [98] J. Cayssol, B. Huard, D. Goldhaber-Gordon, *Phys. Rev. B: Condens. Matter Mater. Phys.* **2009**, 79, 075428.
- [99] F. A. Chaves, D. Jiménez, J. E. Santos, P. Bøggild, J. M. Caridad, *Nanoscale* **2019**, 11, 10273.
- [100] K. Nagashio, T. Nishimura, K. Kita, A. Toriumi, *Appl. Phys. Lett.* **2010**, 97, 143514.
- [101] F. Xia, V. Perebeinos, Y. Lin, Y. Wu, P. Avouris, *Nat. Nanotechnol.* **2011**, 6, 179.
- [102] R. S. Sundaram, M. Steiner, H.-Y. Chiu, M. Engel, A. A. Bol, R. Krupke, M. Burghard, K. Kern, P. Avouris, *Nano Lett.* **2011**, 11, 3833.
- [103] X. Ji, J. Zhang, Y. Wang, H. Qian, Z. Yu, *Phys. Chem. Chem. Phys.* **2013**, 15, 17883.
- [104] J. Maassen, W. Ji, H. Guo, *Appl. Phys. Lett.* **2010**, 97, 142105.
- [105] S. Barraza-Lopez, M. Vanević, M. Kindermann, M. Y. Chou, *Phys. Rev. Lett.* **2010**, 104, 076807.
- [106] C. Shen, J. Liu, N. Jiao, C. X. Zhang, H. Xiao, R. Z. Wang, L. Z. Sun, *Phys. Lett. A* **2014**, 378, 1321.
- [107] Q. Ran, M. Gao, X. Guan, Y. Wang, Z. Yu, *Appl. Phys. Lett.* **2009**, 94, 103511.
- [108] K. Stokbro, M. Engelund, A. Blom, *Phys. Rev. B: Condens. Matter Mater. Phys.* **2012**, 85, 165442.
- [109] B. Ma, C. Gong, Y. Wen, R. Chen, K. Cho, B. Shan, *J. Appl. Phys.* **2014**, 115, 183708.
- [110] D. K. Schroder, *Semiconductor Material and Device Characterization*, 3rd ed., Wiley-IEEE Press, Hoboken, NJ **2015**.
- [111] S. Venica, F. Driussi, A. Gahoi, P. Palestri, M. C. Lemme, L. Selmi, *IEEE Trans. Electron Devices* **2018**, 65, 1589.
- [112] P. Nakkala, A. Martin, M. Campovecchio, H. Happy, M. S. Khenissa, M. M. Belhaj, D. Mele, I. Colombo, E. Pallecchi, D. Vignaud, in *2014 9th European Microwave Integrated Circuits Conf.*, IEEE, Piscataway, NJ, USA **2014**, pp. 508–511.
- [113] J. E. Meyer, *RCA Rev.* **1971**, 32, 42.
- [114] N. Arora, *Mosfet Modeling for VLSI Simulation: Theory and Practice*, World Scientific, Singapore **2007**.
- [115] T. Ytterdal, Y. Cheng, T. Fjeldly, *Device Modeling for Analog and RF CMOS Circuit Design*, Wiley, New York **2003**.
- [116] P. Yang, B. D. Epler, P. K. Chatterjee, *IEEE J. Solid-State Circuits* **1983**, 18, 128.
- [117] K. S. Kundert, *The Designer's Guide to Spice and Spectre*, Springer, New York **1995**.
- [118] D. E. Ward, R. W. Dutton, *IEEE J. Solid-State Circuits* **1978**, 13, 703.
- [119] F. Pasadas, W. Wei, E. Pallecchi, H. Happy, D. Jiménez, *IEEE Trans. Electron Devices* **2017**, 64, 4715.
- [120] P. C. Feijoo, F. Pasadas, J. M. Iglesias, M. J. Martin, R. Rengel, C. Li, W. Kim, J. Riikonen, H. Lipsanen, D. Jiménez, *Nanotechnology* **2017**, 28, 485203.
- [121] F. Pasadas, E. G. Marin, A. Toral, F. G. Ruiz, A. Godoy, S. Park, D. Akinwande, D. Jiménez, *npj 2D Mater. Appl.* **2019**, 3, 47.
- [122] S. Rodriguez, S. Vaziri, A. Smith, S. Fregonese, M. Ostling, M. C. Lemme, A. Rusu, *IEEE Trans. Electron Devices* **2014**, 61, 1199.
- [123] G. I. Zebrev, A. A. Tselykovskiy, D. K. Batmanova, E. V. Melnik, *IEEE Trans. Electron Devices* **2013**, 60, 1799.
- [124] J. G. Champlain, *Solid-State Electron.* **2012**, 67, 53.
- [125] S. Fregonese, M. Magallo, C. Maneux, H. Happy, T. Zimmer, *IEEE Trans. Nanotechnol.* **2013**, 12, 539.
- [126] O. Habibpour, J. Vukusic, J. Stake, *IEEE Trans. Electron Devices* **2012**, 59, 968.
- [127] F. Pasadas, D. Jiménez, *IEEE Trans. Electron Devices* **2016**, 63, 2942.
- [128] Y. Tsvividis, *Operation and Modeling of the MOS Transistor*, Oxford University Press, New York **1999**.
- [129] F. Pasadas, D. Jimenez, *IEEE Trans. Electron Devices* **2019**, 66, 2459.
- [130] Z. Wang, Z. Zhang, H. Xu, L. Ding, S. Wang, L.-M. Peng, *Appl. Phys. Lett.* **2010**, 96, 173104.
- [131] O. Habibpour, S. Cherednichenko, J. Vukusic, K. Yhland, J. Stake, *IEEE Electron Device Lett.* **2012**, 33, 71.
- [132] Z. Wang, Z. Zhang, L. Peng, *Chin. Sci. Bull.* **2012**, 57, 2956.
- [133] F. P. Heiman, G. Warfield, *IEEE Trans. Electron Devices* **1965**, 12, 167.
- [134] C.-T. Sah, *Proc. IEEE* **1967**, 55, 654.
- [135] H. Madan, M. J. Hollander, J. A. Robinson, S. Datta, in *70th Device Research Conf.*, IEEE, Piscataway, NJ, USA **2012**, pp. 181–182.
- [136] Y. Tateno, F. Mitsuhashi, M. Adachi, T. Yonemura, Y. Saito, Y. Yamamoto, T. Nakabayashi, *Jpn. J. Appl. Phys.* **2020**, 59, 124001.
- [137] M. Haferlach, M. Claus, T. Nardmann, A. Pacheco-Sanchez, P. Sakalas, M. Schröter, *TechConnect Briefs* **2014**, Vol. 2, 512.
- [138] M. Hellenbrand, E. Lind, O.-P. Kilpi, L.-E. Wernersson, *Solid-State Electron.* **2020**, 171, 107840.
- [139] O. Habibpour, Z. S. He, W. Strupinski, N. Rorsman, H. Zirath, *Sci. Rep.* **2017**, 7, 41828.
- [140] S. Lee, K. Lee, C.-H. Liu, G. S. Kulkarni, Z. Zhong, *Nat. Commun.* **2012**, 3, 1018.
- [141] Y. Y. Illarionov, A. D. Smith, S. Vaziri, M. Ostling, T. Mueller, M. C. Lemme, T. Grasser, *Appl. Phys. Lett.* **2014**, 105, 143507.
- [142] Y. Illarionov, A. Smith, S. Vaziri, M. Ostling, T. Mueller, M. Lemme, T. Grasser, *IEEE Trans. Electron Devices* **2015**, 62, 3876.
- [143] T. Grasser, P.-J. Wagner, H. Reisinger, T. Aichinger, G. Pobegen, M. Nelhiebel, B. Kaczer, in *2011 Int. Electron Devices Meeting, IEEE, Piscataway, NJ, USA 2011*, <https://doi.org/10.1109/IEDM.2011.6131624>.
- [144] Y. G. Lee, C. G. Kang, U. J. Jung, J. J. Kim, H. J. Hwang, H.-J. Chung, S. Seo, R. Choi, B. H. Lee, *Appl. Phys. Lett.* **2011**, 98, 183508.
- [145] A. Mishra, A. Meersha, S. Raghavan, M. Shrivastava, *Appl. Phys. Lett.* **2017**, 111, 263101.

- [146] H. Ramamoorthy, R. Somphonsane, J. Radice, G. He, J. Nathawat, C.-P. Kwan, M. Zhao, J. P. Bird, *Semicond. Sci. Technol.* **2017**, *32*, 084005.
- [147] T. Grasser, *Microelectron. Reliab.* **2012**, *52*, 39.
- [148] T. Knobloch, G. Rzepa, Y. Y. Illarionov, M. Wältl, F. Schanovsky, B. Stampfer, M. M. Furchi, T. Mueller, T. Grasser, *IEEE J. Electron Devices Soc.* **2018**, *6*, 972.
- [149] M. G. Ancona, *IEEE Trans. Electron Devices* **2010**, *57*, 681.
- [150] P. C. Feijoo, F. Pasadas, J. M. Iglesias, E. M. Hamham, R. Rengel, D. Jiménez, *IEEE Trans. Electron Devices* **2019**, *66*, 1567.
- [151] A. I. Rudenko, V. I. Arkhipov, *Philos. Mag. B* **1982**, *45*, 177.
- [152] F. Bosisio, S. Micheletti, R. Sacco, *J. Comput. Phys.* **2000**, *159*, 197.
- [153] S. Markov, L. Gerrer, F. Adamu-Lema, S. Amoroso, A. Asenov, in *Proc. of SISPAD*, **2012**, pp. 157–160, <http://in4.iue.tuwien.ac.at/pdfs/sispad2012/8-5.pdf>.
- [154] S. Mothes, *Augmented Semiclassical Transport Models for Carbon Nanotube Field Effect Transistors*, TUDpress, Dresden, Germany **2020**.
- [155] M. Mueller, S. Donnhäuser, S. Mothes, A. Pacheco-Sanchez, K. Haase, S. C. B. Mannsfeld, M. Claus, in *2020 27th Int. Conf. on Mixed Design of Integrated Circuits and System (MIXDES)*, IEEE, Piscataway, NJ, USA **2020**, pp. 40–44.
- [156] C. Mukherjee, J. D. Aguirre-Morales, S. Frégonèse, T. Zimmer, C. Maneux, *IEEE Trans. Electron Devices* **2015**, *62*, 757.
- [157] C. Weimer, A. Pacheco-Sanchez, J. Trommer, M. Schröter, *IEEE Trans. Nanotechnol.* **2021**, *20*, 459.
- [158] C. Turchetti, G. Masetti, Y. Tsvividis, *Solid-State Electron.* **1983**, *26*, 941.
- [159] M. Bagheri, Y. Tsvividis, *IEEE Trans. Electron Devices* **1985**, *32*, 2383.
- [160] A. J. Scholten, L. F. Tiemeijer, P. W. H. De Vreede, D. B. M. Klaassen, in *Int. Electron Devices Meeting 1999. Technical Digest (Cat. No. 99CH36318)*, IEEE, Piscataway, NJ, USA **1999**, pp. 163–166.
- [161] C. C. Enz, E. A. Vittoz, *Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design*, John Wiley & Sons, New York **2006**.
- [162] F. Pasadas, D. Jiménez, *IEEE Trans. Electron Devices* **2020**, *67*, 2188.
- [163] G. Fiori, F. Bonaccorso, G. Iannaccone, T. Palacios, D. Neumaier, A. Seabaugh, S. K. Banerjee, L. Colombo, *Nat. Nanotechnol.* **2014**, *9*, 768.
- [164] H. Lyu, Q. Lu, J. Liu, X. Wu, J. Zhang, J. Li, J. Niu, Z. Yu, H. Wu, H. Qian, *Sci. Rep.* **2016**, *6*, 35717.
- [165] S. J. Mason, *Trans. IRE Prof. Group Circuit Theory* **1954**, *CT-1*, 20.
- [166] N. Rinaldi, *IEEE Trans. Electron Devices* **2001**, *48*, 323.
- [167] G. Crupi, D. M. M. P. Schreurs, in *Microwave De-embedding: From Theory to Applications*, 1st ed., Elsevier Ltd., Amsterdam, Netherlands **2013**, p. 466.
- [168] A. Pacheco-Sanchez, J. N. Ramos-Silva, E. Ramírez-García, D. Jiménez, *IEEE Microwave Wireless Compon. Lett.* **2021**, *31*, 29.
- [169] A. Pacheco-Sanchez, P. C. Feijoo, D. Jiménez, *Solid-State Electron.* **2020**, *172*, 107882.
- [170] L. Nougaret, H. Happy, G. Dambrine, V. Derycke, J.-P. Bourgoïn, A. A. Green, M. C. Hersam, *Appl. Phys. Lett.* **2009**, *94*, 243505.
- [171] W. Wei, G. Deokar, M. Belhaj, D. Mele, E. Pallecchi, E. Pichonat, D. Vignaud, H. Happy, in *2014 44th European Microwave Conf.*, IEEE, Piscataway, NJ, USA **2014**, pp. 367–370.
- [172] S. Han, S. Oida, K. A. Jenkins, D. Lu, Y. Zhu, *IEEE Electron Device Lett.* **2013**, *34*, 1340.
- [173] K. D. Holland, N. Paydavosi, N. Neophytou, D. Kienle, M. Vaidyanathan, *IEEE Trans. Nanotechnol.* **2013**, *12*, 566.
- [174] J.-D. Aguirre-Morales, S. Frégonèse, C. Mukherjee, W. Wei, H. Happy, C. Maneux, T. Zimmer, *IEEE Trans. Electron Devices* **2017**, *64*, 4302.
- [175] M. Tanzid, M. A. Andersson, J. Sun, J. Stake, *Appl. Phys. Lett.* **2014**, *104*, 013502.
- [176] L. Sang, Y. Xu, Y. Wu, R. Chen, *IEEE Trans. Circuits Syst. I: Regular Pap.* **2018**, *65*, 2559.
- [177] R. E. Collin, R. Plonsey, *Principles and Applications of Electromagnetic Fields*, McGraw-Hill, New York **1961**.
- [178] B. C. Paul, S. Fujita, M. Okajima, T. Lee, *IEEE Electron Device Lett.* **2006**, *27*, 380.
- [179] J. Kim, M. Kang, J. Jeon, H. Shin, *IEEE Trans. Electron Devices* **2019**, *66*, 2446.
- [180] N. Meng, J. F. Fernandez, D. Vignaud, G. Dambrine, H. Happy, *IEEE Trans. Electron Devices* **2011**, *58*, 1594.
- [181] F. Schwierz, *Nat. Nanotechnol.* **2010**, *5*, 487.
- [182] J. S. Moon, D. Curtis, D. Zehnder, S. Kim, D. K. Gaskill, G. G. Jernigan, R. L. Myers-Ward, C. R. Eddy, P. M. Campbell, K. M. Lee, P. Asbeck, *IEEE Electron Device Lett.* **2011**, *32*, 270.
- [183] E. Kougianos, S. Joshi, S. P. Mohanty, in *2015 IEEE Computer Society Annu. Symp. on VLSI*, IEEE, Piscataway, NJ, USA **2015**, pp. 567–572.
- [184] E. Guerriero, L. Polloni, M. Bianchi, A. Behnam, E. Carrion, L. G. Rizzi, E. Pop, R. Sordan, *ACS Nano* **2013**, *7*, 5588.
- [185] L. Vicarelli, M. S. Vitiello, D. Coquillat, A. Lombardo, A. C. Ferrari, W. Knap, M. Polini, V. Pellegrini, A. Tredicucci, *Nat. Mater.* **2012**, *11*, 865.
- [186] F. Schedin, A. K. Geim, S. V. Morozov, E. W. Hill, P. Blake, M. I. Katsnelson, K. S. Novoselov, *Nat. Mater.* **2007**, *6*, 652.
- [187] L. H. Hess, M. Seifert, J. A. Garrido, *Proc. IEEE* **2013**, *101*, 1780.
- [188] F. Bonaccorso, Z. Sun, T. Hasan, A. C. Ferrari, *Nat. Photonics* **2010**, *4*, 611.
- [189] C. H. Chen, M. J. Deen, *Solid-State Electron.* **1998**, *42*, 2069.
- [190] M. J. Uren, D. J. Day, M. J. Kirton, *Appl. Phys. Lett.* **1985**, *47*, 1195.
- [191] M. J. Kirton, M. J. Uren, *Adv. Phys.* **1989**, *38*, 367.
- [192] G. Reimbold, *IEEE Trans. Electron Devices* **1984**, *31*, 1190.
- [193] K. K. Hung, P. K. Ko, C. Hu, Y. C. Cheng, *IEEE Trans. Electron Devices* **1990**, *37*, 654.
- [194] F. N. Hooge, *Physica B+C* **1976**, *83*, 14.
- [195] A. A. Balandin, *Nat. Nanotechnol.* **2013**, *8*, 549.
- [196] I. Heller, S. Chatoor, J. Männik, M. A. G. Zevenbergen, J. B. Oostinga, A. F. Morpurgo, C. Dekker, S. G. Lemay, *Nano Lett.* **2010**, *10*, 1563.
- [197] S. Romyantsev, G. Liu, W. Stillman, M. Shur, A. A. Balandin, *J. Phys.: Condens. Matter* **2010**, *22*, 395302.
- [198] A. N. Pal, S. Ghatak, V. Kochat, E. S. Sneha, A. Sampathkumar, S. Raghavan, A. Ghosh, *ACS Nano* **2011**, *5*, 2075.
- [199] G. Liu, S. Romyantsev, M. S. Shur, A. A. Balandin, *Appl. Phys. Lett.* **2013**, *102*, 093111.
- [200] M. Z. Hossain, S. Romyantsev, M. S. Shur, A. A. Balandin, *Appl. Phys. Lett.* **2013**, *102*, 153512.
- [201] M. Kayyalha, Y. P. Chen, *Appl. Phys. Lett.* **2015**, *107*, 113101.
- [202] N. Mavredakis, R. G. Cortadella, A. B. Calia, J. A. Garrido, D. Jiménez, *Nanoscale* **2018**, *10*, 14947.
- [203] N. Mavredakis, W. Wei, E. Pallecchi, D. Vignaud, H. Happy, R. G. Cortadella, N. Schaefer, A. B. Calia, J. A. Garrido, D. Jiménez, *IEEE Trans. Electron Devices* **2020**, *67*, 2093.
- [204] D. Lopez, S. Haendler, C. Leyris, G. Bidal, G. Ghibaudo, *IEEE Trans. Electron Devices* **2011**, *58*, 2310.
- [205] M. B. da Silva, H. Tuinhout, A. Z. Duijnhoven, G. I. Wirth, A. Scholten, in *2014 IEEE Int. Electron Devices Meeting (IEDM)*, IEEE, Piscataway, NJ, USA **2014**, <https://doi.org/10.1109/IEDM.2014.7047173>.
- [206] N. Mavredakis, N. Makris, P. Habas, M. Bucher, *IEEE Trans. Electron Devices* **2016**, *63*, 4201.
- [207] N. Mavredakis, R. G. Cortadella, X. Illa, N. Schaefer, A. B. Calia, A.-G. Brunet, J. A. Garrido, D. Jiménez, *Nanoscale Adv.* **2020**, *2*, 5450.

- [208] R. Garcia-Cortadella, E. Masvidal-Codina, J. M. De la Cruz, N. Schäfer, G. Schwesig, C. Jeschke, J. Martinez-Aguilar, M. V. Sanchez-Vives, R. Villa, X. Illa, A. Sirota, A. Guimerà, J. A. Garrido, *Small* **2020**, *16*, 1906640.
- [209] D. Mele, S. Fregonese, S. Lepilliet, E. Pichonat, G. Dambrine, H. Happy, in *2013 IEEE MTT-S Int. Microwave Symp. Digest*, IEEE, Piscataway, NJ, USA **2013**, <https://doi.org/10.1109/MWSYM.2013.6697561>.
- [210] C. Yu, Z. Z. He, X. B. Song, Q. B. Liu, S. B. Dun, T. T. Han, J. J. Wang, C. J. Zhou, J. C. Guo, Y. J. Lv, S. J. Cai, Z. H. Feng, *Appl. Phys. Lett.* **2017**, *111*, 33502.
- [211] M. Deng, D. Fadil, W. Wei, E. Pallecchi, H. Happy, G. Dambrine, M. De Matos, T. Zimmer, S. Fregonese, *IEEE Trans. Microwave Theory Tech.* **2020**, *68*, 2116.
- [212] N. Mavredakis, A. Pacheco-Sanchez, P. Sakalas, W. Wei, E. Pallecchi, H. Happy, D. Jimenez, *IEEE Trans. Microwave Theory Tech.* **2021**, *69*, 4639.
- [213] A. J. Scholten, L. F. Tiemeijer, R. van Langevelde, R. J. Havens, A. T. A. Zegers-van Duijnhoven, V. C. Venezia, *IEEE Trans. Electron Devices* **2003**, *50*, 618.
- [214] A. van der Ziel, *Noise in Solid State Devices and Circuits*, Wiley, New York **1986**.



Francisco Pasadas received his Ph.D. degree in electronic engineering from Universitat Autònoma de Barcelona (UAB), Bellaterra, Spain, in 2017. From 2017 to 2021, he was a postdoctoral researcher within the Departament d'Enginyeria Electrònica at UAB, where he carried out the development of physics-based models of devices based on graphene and related materials. He is currently with the Departamento de Electrónica y Tecnología de Computadores from Universidad de Granada (Spain). His current research interests include the modeling of flexible 2D devices and the design of novel radio-frequency applications based on emergent 2D technologies.



Pedro C. Feijoo received his B.Sc. degrees in physics and electronic engineering and M.Sc. degree in applied physics from Universidad Complutense de Madrid (UCM), Spain. He obtained his Ph.D. degree in physics from UCM in 2013, in the field of deposition of high-permittivity dielectrics for silicon transistors. In 2014, he joined Universitat Autònoma de Barcelona (UAB), where he works on the simulation of graphene transistors. He was a visiting researcher at Imec, Belgium, in 2010, where he worked in transistor reliability and at Aalto Yliopisto, Espoo, Finland, in 2017, where he worked in fabrication of 2D-semiconductor transistors.



Nikolaos Mavredakis obtained his Ph.D. on CMOS noise characterization and compact modeling from the School of Electronic and Computer Engineering, Technical University of Crete, Chania, Greece in 2016. He has been an invited researcher with AMS, Austria (2010) and with AdMOS, Germany (2012). He has been a member of the EKV3-MOSFET compact-model development team and he was in charge for EKV3 model extraction at many projects with industry. He is currently a postdoctoral researcher at Autonomous University of Barcelona and the focus of his research is the compact modeling of noise in graphene and 2D-material devices on the Graphene-Flagship Project.



Aníbal Pacheco-Sánchez received his Ph.D. degree in electrical and computer engineering from the Technische Universität Dresden, Germany in 2019 and the M.Sc. degree in telecommunications engineering and B.Eng. degree in electronics and telecommunications from the National Polytechnic Institute, Mexico, in 2011 and 2008, respectively. Since April 2019, he has been working as a postdoctoral researcher at Universitat Autònoma de Barcelona (Spain). His research activities embrace the characterization and modeling of emerging transistor technologies at static and dynamic operation.



Ferney A. Chaves received his B.Sc. degree in physics from the Universidad Nacional de Colombia, M.Sc. degree from the Universidad de los Andes (Colombia), and Ph.D. in electronic engineering from Universitat Autònoma de Barcelona (UAB) in 1998, 2005, and 2012, respectively. From 2013 he has been working as a postdoctoral researcher at UAB mainly in the “Graphene Flagship Project” on modeling and simulation of graphene–metal contact resistance in graphene-based devices and electrical properties of 2D crystal-based devices such as barristors and pn heterojunctions.



David Jiménez received his Ph.D. degree in electronics engineering from the Universitat Autònoma de Barcelona in 2000. He has been an associate professor with the Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, since 2004, and was appointed full professor in 2020. His research activity is focused on compact modeling of nanoscale transistors. From October 2013, he has led the compact modeling activities of graphene-based electronic devices within the Graphene Flagship Project <https://graphene-flagship.eu>, which gathers over 160 academic and industrial partners from 23 countries, all exploring different aspects of graphene and related materials.