@misc{10481/75098,
year = {2022},
month = {5},
url = {http://hdl.handle.net/10481/75098},
abstract = {This study analyzes the effects of the punch-through stop (PTS) layer and well depth in a bulk FinFET SRAM cell on the fraction of charge generated by an ion impact that is collected by the FinFET channel. More than 1700 3D TCAD simulations have been performed to obtain a detailed map of the sensitivity areas in a full cell 6-T SRAM 22 nm bulk-FinFET process. The influence of the well depth on the charge collected by the drain devices of the SRAM cell has been studied, and it has been concluded that the collected charge can be reduced down to 300% simply by modifying the depth of the well, without affecting the performance of the cell. Different PTS layer depths have been analyzed in order to calculate which value minimizes the impact of the charge generated by an ion during its track along the FinFET body. The simulations carried out allow to conclude that the incorporation of a PTS layer not only reduces the leakage current, but also reduces the amount of charge, delivered by the ion, that reaches the drain region. Simulation results also show that the fraction of the charge generated by the ion impact, which is collected by the drain, mainly depends on the depth of the wells, whereas the PTS layer hardly modifies the collected charge.

Keywords},
organization = {MCIN/AEI/10.13039/501100011033
PID2019-103869RB-C33},
publisher = {IEEE},
keywords = {Charge collection},
keywords = {Single event cross section},
keywords = {Radiation hardening},
keywords = {Soft error},
keywords = {Single event transient (SET)},
keywords = {Single event upset (SEU)},
keywords = {FinFET},
keywords = {3D TCAD modeling},
title = {Influence of Punch Trough Stop Layer and Well Depths on the Robustness of Bulk FinFETs to Heavy Ions Impact},
doi = {10.1109/ACCESS.2022.3171813},
author = {Calomarde, Antonio and Gámiz Pérez, Francisco Jesús},
}