@misc{10481/112345,
year = {2026},
month = {6},
url = {https://hdl.handle.net/10481/112345},
abstract = {The dawn of Reconfigurable Intelligent Surfaces (RIS) promises to revolutionize wireless communication by enabling dynamic control of the propagation of electromagnetic waves. However, the practical implementation of RIS demands sophisticated configuration strategies to unlock their full potential. This paper presents a hardware implementation of a Deep Learning (DL) approach to the configuration of RIS, addressing both the complexity and efficiency of the configuration process. A deep learning-based algorithm, designed to optimize the phase shifts of RIS elements and shown to enhance signal quality and system performance, is implemented on two dedicated hardware platforms based on Field-Programmable Gate Arrays (FPGA), which leads to real-time processing and adaptability. This approach leverages the inherent parallelism of FPGAs to accelerate the computationally intensive tasks associated with deep learning inference. As a matter of fact, it is possible to achieve more than 18.000 configurations per second, thus ensuring rapid and efficient RIS configuration with a novel approach within this field.},
organization = {MCIN/AEI/10.13039/501100011033 and by the European Union NextGenerationEU/ PRTR - (TED2021-129938B-I00)},
organization = {MCIN/AEI/10.13039/ 501100011033/ and FEDER/UE - (PID2022-140934OB-I00)},
publisher = {Elsevier},
keywords = {6G},
keywords = {Reconfigurable Intelligent Surfaces},
keywords = {Intelligent reflecting surfaces},
title = {Accelerating configuration of Reconfigurable Intelligent Surfaces through a hardware-enhanced deep learning approach},
doi = {10.1016/j.compeleceng.2026.111101},
author = {Padial-Allué, Rubén and Martín Martín, Alberto and García, Antonio and Castillo Morales, María Encarnación and Fernández-Rodríguez, José David and Baena-Molina, Marcos and Parrilla Roure, Luis},
}